{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"vhdlf.github.io","owner":"vhdlf","isFork":false,"description":"A summary of VHDL examples and projects.","allTopics":["fpga","vhdl"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-09-17T12:04:05.916Z"}},{"type":"Public","name":"multiple_components","owner":"vhdlf","isFork":false,"description":"Create multiple components.","allTopics":["component","fpga","vhdl","multiple"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-12-02T19:15:50.712Z"}},{"type":"Public","name":"first_component","owner":"vhdlf","isFork":false,"description":"Creating first component and using multiple processes.","allTopics":["component","fpga","vhdl","process","multiple"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-12-02T19:13:02.727Z"}},{"type":"Public","name":"button","owner":"vhdlf","isFork":false,"description":"Blinks LED when button is pressed.","allTopics":["fpga","vhdl","button","led","blink"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-12-02T18:53:13.249Z"}},{"type":"Public","name":"blink","owner":"vhdlf","isFork":false,"description":"Blinks an LED.","allTopics":["vhdl","led","blink","fpga"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-12-02T18:49:24.979Z"}},{"type":"Public","name":"cpu_basic","owner":"vhdlf","isFork":false,"description":"Design of a pentium-like 32-bit CPU.","allTopics":["basic","fpga","vhdl","32bit","cpu"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-25T05:26:21.665Z"}},{"type":"Public","name":"texane--vhdl","owner":"vhdlf","isFork":true,"description":"VHDL related contents.","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":7,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-25T00:32:30.972Z"}},{"type":"Public","name":"gate_imply","owner":"vhdlf","isFork":false,"description":"The IMPLY gate is a digital logic gate that implements a logical conditional.","allTopics":["fpga","vhdl","logic","gate","imply"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-22T12:54:41.561Z"}},{"type":"Public","name":"gate_xnor","owner":"vhdlf","isFork":false,"description":"The XNOR gate (Exclusive NOR) is a logic gate that outputs true only if even number of inputs are true.","allTopics":["fpga","vhdl","logic","gate","xnor"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-22T12:38:46.028Z"}},{"type":"Public","name":"gate_xor","owner":"vhdlf","isFork":false,"description":"The XOR gate (Exclusive OR) is a logic gate that outputs true only if odd number of inputs are true.","allTopics":["fpga","vhdl","logic","gate","xor"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-22T12:24:56.240Z"}},{"type":"Public","name":"gate_nor","owner":"vhdlf","isFork":false,"description":"The NOR gate (NOT-OR) is a logic gate that outputs true only if all its inputs are false.","allTopics":["fpga","vhdl","logic","gate","nor"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-22T12:09:05.887Z"}},{"type":"Public","name":"gate_nand","owner":"vhdlf","isFork":false,"description":"The NAND gate (NOT-AND) is a logic gate that outputs false only if all its inputs are true.","allTopics":["fpga","vhdl","logic","gate","nand"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-22T11:51:02.094Z"}},{"type":"Public","name":"gate_not","owner":"vhdlf","isFork":false,"description":"The NOT gate is a logic gate which implements logical negation.","allTopics":["fpga","vhdl","gate","not","logic"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-22T10:40:06.585Z"}},{"type":"Public","name":"gate_or","owner":"vhdlf","isFork":false,"description":"The OR gate is a basic digital logic gate that implements logical disjunction.","allTopics":["fpga","vhdl","gate","or"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-22T10:18:34.686Z"}},{"type":"Public","name":"gate_and","owner":"vhdlf","isFork":false,"description":"The AND gate is a basic digital logic gate that implements logical conjunction.","allTopics":["fpga","vhdl","and","gate"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-22T08:28:38.441Z"}},{"type":"Public","name":"gardintrapp--cpu_4004","owner":"vhdlf","isFork":true,"description":"4-bit CPU","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-17T11:40:17.986Z"}}],"repositoryCount":16,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"vhdlf repositories"}