


## Parallel Adders


 For the addition of two n bits of data, n numbers of full adders can be cascaded as demonstrated in the figure




- The addition technique adopted here is a parallel type as all the bit addition operations are performed in parallel
- · Therefore, this type of adder is called a parallel adder


# Parallel Adders

The logic symbol for a 4-bit parallel adder is shown. This 4-bit adder includes a carry in (labeled  $(C_0)$ ) and a Carry out (labeled  $C_4$ ).




The 74LS283 is an example. It features *look-ahead carry*, which adds logic to minimize the output carry delay. For the 74LS283, the maximum delay to the output carry is 17 ns.






## Parallel Adders


Example: Add the numbers 0111 and 1100 by using 4 bit parallel adders



#### Comparators

- A magnitude comparator is a combinational circuit that compares two given numbers and determines whether one is equal to, less than or greater than the other
- · Commonly used in arithmetic logic units
- If two binary numbers are considered as A and B, the magnitude comparator gives three outputs for A > B, A < B, and A = B.
- A magnitude comparator is one of the useful combinational logic networks and has wide applications








The function of a comparator is to compare the magnitudes of two binary numbers to determine the relationship between them. In the simplest form, a comparator can test for equality using XNOR gates.

# **Example** Solution


How could you test two 4-bit numbers for equality?


AND the outputs of four XNOR gates.




## Comparators

IC comparators provide outputs to indicate which of the numbers is larger or if they are equal. The bits are numbered starting at 0, rather than 1 as in the case of adders. Cascading inputs are provided to expand the comparator to larger numbers.







## Comparators

- The two numbers being compared here are (A<sub>7</sub> ....A<sub>0</sub>) and (B7 .....B0).
- The less significant comparator handles (A3, A2, A1, A0) and (B3, B2, B1, B0), and the more significant comparator handles (A7, A6, A5, A4) and (B7, B6, B5, B4).
- Let us take the example of the two numbers being such that A7 > B7.
- From the first-row entry of the function table it is clear that, irrespective of the status of
  other bits of the more significant comparator, and also regardless of the status of its
  cascading inputs, the final output produces a HIGH at the A>B output and a LOW at the
  A<B and A = B outputs.</li>
- Since the status of cascading inputs of the more significant comparator depends upon the status of comparison bits of the less significant comparator, the cascade arrangement produces the correct output for A7 > B7 regardless of the status of all other comparison bits.
- On similar lines, the circuit produces a valid output for any given status of comparison bits.

