The Implementation of a Continuous Flow Multithreading Microprocessor

Or Shani, Ori Katz

Under guidance of Gabi Loebl and supervision of Goel Samuel Technion – Israel Institute of Technology

Table of Contents

1. Abstract:	4
2. Introduction:	5
2.1. Memory Wall:	5
2.2. CPU (pipelined):	5
2.3. Multithreading:	6
2.4. Memristors:	6
3. General Description - CFMT:	7
4. Design overview:	9
4.1. Top (Entire CPU)	10
4.1.1. Architecture Schematic	10
4.1.2. RTL Code	11
4.1.3. Synthesis Schematic	18
4.1.4. Layout Placement	19
4.2. Fetch Stage	20
4.2.1. Architecture Schematic	20
4.2.2. RTL Code	21
4.2.3. Synthesis Schematic	23
4.2.4. Layout Placement	24
4.3. Decode Stage	25
4.3.1. Architecture Schematic	25
4.3.2. RTL Code	26
4.3.3. Synthesis Schematic	29
4.3.4. Layout Placement	30
4.4. Execute Stage	31
4.4.1. Architecture Schematic	31
4.4.2. RTL Code	32
4.4.3. Synthesis Schematic	35
4.4.4. Layout Placement	36
4.5. Memory Stage	37
4.5.1. Architecture Schematic	37
4.5.2. RTL Code	38
4.5.3. Synthesis Schematic	40
4.5.4. Layout Placement	41
4.6. Write-Back Stage	42

4.6.1. Architecture Schematic	42
4.6.2. RTL Code	43
4.6.3. Synthesis Schematic	44
4.6.4. Layout Placement	45
4.7. Common Cells	46
4.7.1. Architecture Schematic	46
4.7.2. RTL Code	47
4.8. Pipeline Registers	50
4.8.1. RTL Code	50
4.9. Basic Cells	55
4.9.1. RTL Code	55
4.10. Additional	57
4.10.1. RTL Code	57
5. Synthesis and Layout:	61
5.1. Synthesis Reports	61
5.1.1. Timing Report	61
5.1.2. Area Report	62
5.1.3. Power Report	62
5.2. Layout	63
5.2.1. Top Hierarchy Layout	63
5.3. Clock Tree	65
6. Testbench & verification	66
7. Simulation	67
7.1. Benchmarks	67
7.2. Performance Measurement	69
7.2.1. Testing Results	69
7.3. Performance Results Analysis	72
7.3.1. CFMT comparison by thread-count	73
7.3.2. Comparison Between Results of CFMT and SoE	74
8. Summary and Conclusions	76
9. Acknowledgments:	77
10 Poforoncoc:	70

1. Abstract:

Switch on Event Multithreading (SoE MT) processors run multiple threads on a pipeline machine, while the thread switch occur on memory stall events. The thread switch penalty is determined by the number of stages in the pipeline that are flushed of in-flight instructions.

In this project, Continuous Flow Multithreading (CFMT), a new architecture of SoE MT, is introduced. In CFMT, a multistate pipeline register (MPR) holds the microarchitectural state of multiple different threads within the execution pipeline stages, where only one thread is active at a time. The MPRs eliminate the need to flush in-flight instructions and therefore significantly improve performance. The MPR is located near the pipeline and that can be theoretically be implemented thanks to immerging memory technologies called memristors. Memristors are power efficient, dense, and fast as compared to other standard memories and therefore provide the opportunity to place the MPRs physically within the pipeline stages.

Our preliminary, conceptual, performance analysis of CFMT when compared to conventional SoE MT processors, is found to have up to approximately 1.7X performance improvement in our benchmarks, and shows potential for up to 1.8X improvement in far longer benchmarks. The simulation results on the finished design, affirmed the preliminary results.