


Drill Table

Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair	Hole Type
×	14	0,15mm (5,91mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Via
○	234	0,25mm (9,84mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Via
+	1	0,30mm (11,81mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Via
□	4	0,30mm (11,81mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
◇	4	0,50mm (19,69mils)	PTH	Slot	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
⊗	2	1,40mm (55,12mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)*	Pad
※	4	1,93mm (75,98mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
⊗	3	2,20mm (86,61mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
⊗	3	2,54mm (100,00mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
Total 269						



aeris_pcb Fabrication Document

Drill Drawing L1 - L6 (Scale 1:1)

	Comments:	Company: Palroc Labs		Variant: PRELIMINARY	Git Hash: 604a55f
		Board Name: aeris_pcb		Project Name: Palroc One	
	Sheet Title: Drill Drawing (L1 - L6)	File Name: palroc_one_pcb.kicad_pcb	Designer: Oriol Reverte	Date: 2024-04-13	Revision: + (Unreleased)
	Sheet Path:		Reviewer:	Size: A3	Sheet: 3 of 12