

aeris_pcb


Variant: PRELIMINARY

2026-07-11

Rev + (Unreleased)

Page	Index	Page	Index	Page	Index	Page	Index
1	Cover Page	11	Gas Sensors	21		31	
2	Block Diagram	12	Misc	22		32	
3	Project Architecture	13		23		33	
4	NRF54LM20A	14		24		34	
5	Power - Sequencing	15		25		35	
6	Revision History	16		26		36	
7	LORA	17		27		37	
8	DISPLAY	18		28		38	
9	Connectors	19		29		39	
10	Power Supply	20		30		40	

TOP VIEW



BOTTOM VIEW



NOTES

Comment

Not fitted components are marked as **X**

DRAFT - Very early stage of schematic, ignore details.
PRELIMINARY - Close to final schematic.
CHECKED - There shouldn't be any mistakes. Contact the engineer if you find any.
RELEASED - A board with this schematic has been sent to production.

Date: 11-Jul-2026

DESIGN CONSIDERATIONS

DESIGN NOTE:

Example text for informational design notes.

DESIGN NOTE:

Example text for debug notes.

DESIGN NOTE:

Example text for cautionary design notes.

DESIGN NOTE:

Example text for critical design notes.

LAYOUT NOTE:

Example text for critical layout guidelines.

	Comments:	Company: Palroc Labs	Variant: PRELIMINARY	Git Hash: 4dfdc44
	Sheet Title:	Board Name: aeris_pcb	Project Name: Palroc One	
	Sheet Path: /	File Name: palroc_one_pcb.kicad_sch	Designer: Oriol Reverte	Date: 2025-01-12
			Revision: + (Unreleased)	
			Size: A3	Sheet: 1 of 12