Add Source Files

Look in: 250228_adder

250228_adder.cache

250228_adder.hw

250228_adder.ip_user_files

250228_adder.runs

250228_adder.sim

250228 adder.srcs





```
Library
xil_defaultlib
Location
fnd_controller.v xil_defaultlib
C:/Working/FPGA_Harman_25_1/250228_adder/250228_adder.srcs/sources_1
C:/Working/FPGA_Harman_25_1/250228_adder/250228_adder.srcs/sources_1
Add Files
Add Directories
Create File
Scan and add RTL include files into project
Copy sources into project
Add sources from subdirectories
Recurse all subdirectories and add found HDL files to your project.
< Back
Next >
Finish
Cancel
```

Btn

JAY.

Cululator

FAD Controlle

sel.

seblomm

Btu

2x4

Мих

Sel

8

Sum

W_Sunk

Addors

4.

BCD

b

to seg se Data

3日日日日

a t

```
b
+ Actor
Calulator
хол
End_Controller
Thit -9bit
4w_digit
digit digit_
Plitter digit- to #
100 ~ -TODO
Sel
2x Mux
лих
4 BCD
Suk
```

seslomm

노

100

日日日日 tosey Seg Data 1000

255 (22) 255/10= 14/hey 10 0/2121 255/10 %.10= 1512 256.

Sum

¹⁰ 의자리

[14]

[3:0]

100 +42021 255/100/10

1000

0/242/255/1000 / 210 = 10000/2414.

10092621

46rt,

4

Carry

```
abit
On 512,
15
acq; t] 1
// 9비트 {carry 1bit, sum 8bit}
-MSB
LSB =
*결합 연산자(MSB
LOBS
       Sam<u>[4</u>:0] ад
```

a

:0] ac1:0] ата 461 FA Carry 4bifFA

upper

44

な

acsit

a[:0]

Lower

```
160
b
та
 [achit]
a [3:0]
w_seg_sel
44
module counter_4 (
45
46
input
input
clk,
```

reset,

CLK-

```
47
output [1:0] o_sel
48
);
49
50
51
52
Fb
53
54
55
56
reg [1:0] r_counter;
assign o_sel = r_counter;
OLIMEREN
always @(kosedge (1k posedge
```

```
reset) begin
if (reset) begin
r_counter <= 0;</pre>
end else begin
57
r counter =
r_counter + 1;
58
end
59
end
60
61
62
endmodule
```



```
15
16
17
18
19
20
21
```



```
`timescale 1ns/1ps
// calculator 를 완성하시오.module calculator (
```

```
);
// counter_4
input clk,
input reset,
// adder_8
input [7:0] a,
input [7:0] b,
```

```
// 7-seg 2
output [7:0] seg,
output [3:0] seg comm
wire [7:0] w sum;
wire w_carry;
fnd controller U_fnd_ctrl (
.clk(clk),
.reset(reset),
.bcd({w_carry, w_sum}), // 9bit w_carry, w_sum[7:0]
.seg(seg),
.seg comm (seg comm)
adder 8 U fa 8 (
.a(a), // 4bit vertorg
.b(b),
sum (w sum),
.carry (w carry
);
24
25
26
27
28
29
```

```
30
);
endmodule
w_seg_sel
reg [$clog2\1 000 000)-1:0]
r_counter;
reg r clk;
assign o clk = r clk;
53
54
55
56
module clk divider (
input clk,
input reset,
$cloq2:
```

수의 필요한,비트수계산,

```
57 v);
output o_clk

//$clog2 숫자를 나타내는데 필요한 비트수 계산

reg [$clog2(1_000_000)-1:0] r_counter; reg_r_clk;
assign o_clk = r_clk;
58
59
60
61
```

```
63 v
always
64 v
65
66
(posedge clk, posedge reset) begin
if (reset) begin
r_counter <= 0;
r_clk <= 1'b0;
67 v
end else begin
68
// clock divide, 100Mhz -> 100hz
69 V
70
71
72 v
73
74
75
76
end
77
end
if (r_counter
1_000_000
```

```
1) begin

r_counter <= 0;

r_clk <= 1'b1; // r_clk : 0->1

end else begin

end

r_counter <= r_counter + 1;

r_clk <= 1'b0; // r_clk : 0 |;

플러 관리,
```

4=1421

Datu Path

CCK

100MH2

reset

설계 CLK reser

0~9999

Counter

100002 Counter

? HELP

Top_upConverter.

FND_Controller"

Cck 423

4진

Diver counts

Test

кошка

순차

조합

3/ Digit /

14

Count 32 14 SPIT

W_Count

014

1004

1000

Iter

4x1

XNM

\$

12x4

XNM

4

BER

toseg Sey_comm

Seg-Data

Fund_Controller

SW

 \bigcirc

сек

Reset

<u>run</u>clear

N

Stop

A

구르샤

铡

CLK Divider

코드사진

LOHE

Ж

'10000집

Counter

FND_counter

run_Stop: 1:run

0: Stop clear

1: dear counter :"0"

0: