달력정보

달랄

양음력변환

오늘 < 2025.03.

전역일계산

>

음력 손없는날 기념일

오전 1시간

일

월

화

수

목금

토

23

24

25

26

27

28

1



삼일절

```
3
4
5
6
7
8
대체 휴일
납세자의 날
따라기.
교재 국제
국제 여성...
13.8 민주의...
```

ALU: Adder FND

9

16 17

```
23
```

국제 강아...

sTop_watch

31547454

315의거

18

19

20

21

22

상공의 날

UART. +FIFO. 레지스터

25

춘분) 국제 행복... 암예방의 날 세계 물의...

발표(mini). 각조 1명 bus Io Interface

```
26
27
28
29
≘ 3.1
```

서해수호...

센서제어. UART-FIFO.

project.

3031234

발표 모두

1FileEdit FlowToolsRepo

PROJECT MANAGER - 250227_gates

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

?

Sources

Q+

V Design Sources

Constraints

Simulation Sources

sim_1

Utility Sources



SIMULATION Run Simulation RTL ANALYSIS > Open Elaborated Design *SYNTHESIS Run Synthesis > Open Synthesized Design

> Open Implemented Design

Generate Bitstream

PROGRAM AND DEBUG

IMPLEMENTATION

Run Implementation

> Open Hardware Manager Hierarchy Libraries

Compile Order

Add Sources



HLX Editions

Σ XILINX

?
DEX

Add Sources

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or and add it to your project. Create Source File

+

Ť

? Scan and add RTL include files into project Copy sources into project

Add sources from subdirectories

Add Sources

Create a new source file and add it to your project.

File type: Verilog

File name:

File location: <Local to Project>

? OK Cancel

Add Files Add Directories Create File

X Create a new source file on disk



Add Sources

This guides you through the process of adding and creating sources for your project

Add or create constraints

Add or create design sources

Add or create simulation sources

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



< Back Next > Finish

Cancel

Scan and add RTL include files into project

Copy sources into project

Add sources from subdirectories
Add Files
Add Directories
Create File
X

Top

Sources

Source 추가.

```
Q+
=(+
```

Design Sources (1)

gates (gates.v)

> Constraints module

Simulation Sources (1)

sim_1 (1)

Utility Sources

0

Hierarchy Libraries Compile Order

? - 🗆 🗆 X

Top 21 3/23/

기준전

module

-동작시간 단위

2

->1 `timescale insp

해석단위

시작3 module gates(

10-9

lons/ps

10-2

77

+ng

4

5

6 endmodule

-6

M

0

```
m
10-3
```

```
1 timescale 1ns/1ps
```

이름

3

module gates

5 endmodule

Que

맺음.

a

Top module

AND

'Kill to

출력

AND

ŏ

10





6

OR

2127/

لح

축력

3. module gates // top
module
input a
input b
output you
output y1,
입력

output y2, 출력 WAND output y3, Y2 EXOR

```
10
output y4,
list
11
output y5X
XOR NOT
12
-Y3
13
14 endmodule
WOR
Y4
NOT.
Y5
Input
```

Tuputa

فا

& Ouput

wire

default

assign yoab

input wire a

연결

연결해라

NOT

항상

바트

Input a

!: 논리값 거짓.

변수 32bit

olll

Flow Navigator

PROJECT MANAGER

?

ELABORATED DESIGN - xc7a35tcpg236-1

?>

Source N x ?

Project Summary × **Schematic**

? □ G

K

+C 6 Cells

8 I/O Ports

8 Nets

IP INTEGRATOR

Create Block Design R gates

> Nets (8) Open Block Design

Generate Block Design

✓ SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

Report Methodology

Report DRC

> Leaf Cells (6)

Report Noise

Sourc

? - OG X

Schematic

gates.v

SYNTHESIS

Enabled

Run Synthesis

Location: C:/Wol

> Open Synthesized Design

Type: Verilog

Library: xil_defi

✓ IMPLEMENTATION

Size: 0.4 KB

Run Implementation

> Open Implemented Design

General

Properties

0

10_yo_i

11

yo

0

y2_i

10

y2

RIL INV3

RTL AND

10 *y1*

|1

RTL OR

10 y3_i

|1 y3

RTL XOR

y1

y4_1

y4

RTL INV

y5_i

10

0

у5

RTL INV

UCC

&u

&

&

&

7400

SN 7400N 7645

The SN7400N chip contains

Q

GND

gates (Topmode

wire

Run Simulation

RTL ANALYSIS

✓ Open Elaborated Design

Report Methodology

Report DRC

aunch Runs

Launch the selected synthesis or implementation runs. $\boldsymbol{\mathsf{X}}$

Launch directory: < Default Launch Directory>

Options

Report Noise

Sourc

?_[EX Schematic

gates.v

Launch runs on local host: Number of jobs: 16

Generate scripts only

SYNTHESIS

Enabled

Run Synthesis

Don't show this dialog again

Location: C:/Wol

> Open Synthesized Design

OK

Cancel

Type:

Veriloc

Library: xil_def

• IMPLEMENTATION



pe

10

yo

y2_i

*y*2

RTL_INV

10

y3_i

11

Dv3

동작중.

Running synth_design Cancel

Default Layout

? X

? □ K

1 16

15

отна

14

13

IC1

2



w.digilentinc.com

UGA

FED

RGB motor

LOIS

1426

10031-17-6820

DOBEN 100TING

5536

5188

8148

CLKIDOPHE

LINEAR BORED

8.8:8.8

LO13 CLAS LOW LOP

10

9

CPLP)

C9101

100 099

24



UNIVERSI PROGRAM

8

۲.

Bush

BTO

RAM FPGA) RANO.1

191

14111

000

bitstream

ال

010101

11

0011

9-Seg FOD

SW

Callout Component Description

BASYS 3

Figure 1. Easys3 board features

26

THO

Callout Component Description

Power good LED

FPGA configuration reset button

```
Pmod connector(s)
Programming mode jumper
345
Analog signal Pmod connector (XADC)
USB host connector
Four digit 7-segment display
VGA connector
Slide switches (16)
13
Shared UART/JTAG USB port
LEDs (16)
External power connector
```

Pushbuttons (5)

15

Power Switch

FPGA programming done LED

16

Power Select Jumper



GND to

Yo

YK

Y5

Input/output

AB

열

しいいい

2000000

300

دوست امیر آباد شد

in

wW19-U16 LDO

E19 LD1

w-T17 U19 LD2

2

3.3V

BTNL

BTNR

Buttons

w-T18

BTNU

Y4

w-U17

Y5

BTND

w-U18

BTNC

V19 LD3

LD4

LEDs

-W18. ww U15 LD5

V14 LD7 **ww** *V13* <u>LD8</u>

V3 LD9

W

W3 <u>LD10</u> ww

Artix-7 U3 LD11

ww

2/22

a

b

Project Summary X Schematic X



6 Cells 8 I/O Ports 8 Nets



Fixed Bank I/O Std Vcco

14 LVCMOS33 3.300

14 LVCMOS33* 3.300 > 14 LVCMOS33*

14 LVCMOS33* 3.300

3.300

> 14 LVCMOS33* 3.300

14 LVCMOS33* 3.300 14 LVCMOS33* 3.300 2 14 LVCMOS33* 3.300

SW1

a

h

CPG 266

Constraints

SWOW V17

P3 LD12 w N3 LD13 P1 LD14 L1_LD15

```
yo_i
yo

y2_i

b
RTL AND
10
y2

RTL_INV
```

Tcl Console Messages

Messages Log Reports Design Runs Find Results X

C

Name Direction
Board Part Pin Board Part Interface Interface Neg Diff Pair Package Pin
Fixed Bank I/0 Std

wV16

IN
default (LVCMOS18)
Vcco

1.800
Vref Drive Strength
Slew Type
Pull Type

IN
default (LVCMOS18)
1.800
NONE

NONE

yo OUT
default (LVCMOS18)

y1 OUT
default (LVCMOS18)
1.800
12
12
NONE



y2 OUT

NONE

```
Tcl Console Messages
Log
Reports
y3 OUT
y4 OUT
Direction
Board Part ...
y5 OUT
a
IN
b
NN
yo
OUT
y1 OUT
y2 OUT
уЗ
OUT
y4
OUT
y5 OUT
Board Part Int... Interface Neg Diff Pair Package Pin
V17
V16
U16
U19
V19
W18
U15
```

PROJECT MANAGER - 250227_gates

Sources

```
Km gates.xdc
(C:\Working\FPGA_Harman_25_1\25...\250227_gates.srcs\co
nstrs_1\new) - GVIM1 Q+ 파일(F) 편집(E) 도구(T)
문법(S) 버퍼(B) 창(W) 도움말(1)
```

Knaz

```
В
```

```
Design Sources (1)

gates (gates.)

Constraints (1)

constrs_1 (1)

gates.xdc (target)

Simulation Sources (1)

sim_1 (1)

Utility Sources
```

Hierarchy Libraries

Source File Properties

```
gates.xdc
all
1 2 3 5 5 8 2 1 set property PACKAGE_PIN_V17
[get ports a 2 set property
PACKAGE PIN V16 [get ports b] 3
set property PACKAGE_PIN U16
[get ports y0] 4 set property
PACKAGE_PIN E19 [get ports y1] 5
set property PACKAGE PIN U19
[get ports y2] 6 set property
PACKAGE_PIN V19 [get ports y3] 7
set property PACKAGE PIN W18
[get ports y4] 8 set property
PACKAGE_PIN U15 [get_ports y5] 9
set property IOSTANDARD LVCMOS 33
[get ports a] 10 set property
```

```
IOSTANDARD LVCMOS 33 [get_ports b] 11
set_property IOSTANDARD LVCMOS33
[get_ports y0] 12 set_property
IOSTANDARD LVCMOS33 [get_ports y1] 13
set property IOSTANDARD LVCMOS33
[get_ports y2] Compi 14 set_property
IOSTANDARD LVCMOS33 [get_ports
y3] 15 set_property IOSTANDARD LVCMOS33
[get_ports y4] 16 set_property
IOSTANDARD LVCMOS33 [get_ports y5]
17 set_property SLEW SLOW [get_ports
y0]
```

JUL 00 설계사양 결정/

O 등 등 등 등 목표설정. Spec 속도 ㅁㅁ ó ó ó 6G Modem Stumdu.

및

상위수준 보델링 검증 알고리즘: 검증 없어

Nuthlab

염*증* 규격정 1.X.적용

1.x능

시뮬레이터

HDL 이용한 모델링 D

하면

전반부 설계 30

입력

35

사이즈

회로 합성 Netlistt

40

합성 후 검증 기능, 타이밍)

P&R

FFT

place & Routing

Wercto

bitt stream

레이아웃 설계(배치 및 배선)

X

후반부 설계 0x1700

레이아웃 후 검증(기능/타이밍)

PG 데이터 생성

20x170090

ALW

600м

dia 02112

1억

4개 X 비용

(JUM) VI 검증 eng GGG L

1만개

FPGA 디바이스 구현

칩 테스트 및 패키징

[그림 1-1] HDL 기반 시스템 반도체(디지털 시스템) 설계과정

SC

half Adder

Top, 현재까지,

HA

Ο

а

عن

자리수 1t

올림

nx a

*

```
0-S
```

7217

입력.

T

*

Аи

b

힘으

10

IJ

b**⇒**

block

L

자리수

S=

올림

С

 \bigcirc

аль

```
946
코딩
⇒ tb_adder ← Top
Т
Fill
4 11
adver
Test (목적)
Z
S
С
adder Design
module
```

शुभ



a

b

S

С

Product family:

Project part:

Top module nan

Ctrl+E

Alt+O

Alt+Equals

adder u_half_adder (

```
);
                  aa .bb,
                 SSD, (CD
to cuola
rega, b
wire s, c;
// reg, 저장하다 .
// wire.
연결용
"testbech
Sources
0
Design Sources (1)
```

Simulation.

? ХЛО Simulation Sources (2) √ sim_1 (2) adder (adder.v) tb add Source Node Properties... **Utility Sources** Open File Hierarchy adder (adder.v) Replace File... **Add Sources** Copy File Into Project Constraints This guides you through the process of adding and creating sources foource File **Properti** Copy All Files Into Project Alt+1 constrs 1 tb_adder.v X Remove File from Project... Add or create constraints Simulation Sources (1) Add or create design sources ✓ Enabled Disable File Alt+Minus sim_1 (1)

Add or create simulation sources

Location:

C:

Move to Simulation Sources

adder (adder.v)

Type:

Ve

Move to Design Sources

Library:

xil

Utility Sources

Hierarchy Update

Size:

 $0. \; \texttt{C} \;\; \textbf{Refresh Hierarchy}$

Hierarchy Libraries

Compile Order

IP Hierarchy

Set as Top General

Properti



```
누리
initial:
저장입
begin
#10:
end
delay = x/
시간
```

```
a = 0; b = 0;
```

* timescale

```
initial:
begin
conse #10;
Gio
Lo use #10;
#10; #10;
10
a = 0;
a =
a =
1;
0;
b = 0;
```

b

$$a = 1; b$$

ro ro ro

ro

C 2

half Adder

FA

لانا

a

S C TOP, 현재까지 halfAdder a b

00

Sc

0

на

+

b

D

단위

3

a

عد

Χ.

10

```
b
block,
·Ibit
دی
аль
FA
FA
b
b =
0; 2ons 1;30 n (
0 = 946
С
Сти
```

```
b =
```

1; 40use

end

poonsec

FA

S = a

Scope x Sources
Ox Pro ?G
Untitled 1

*
Q
Q
"QQ

Name

18 **s**

arther Justance 101

```
Design \sigma \dots BI
Name Value
b_adder tb adder Ve
la
Name
Value
,0,000 ns
,200,000 ns
,400,000 ns
,600,000 ns
,800,000 ns
1,000,000 ns
U_half_adde adder
Ма
glbl
gibl
VE
```

```
14 с
14 с
1
1
0
18 с
1
1
1
7 ОК
00
1,000,000 ns
Cin abisc
Сти
```

3

_

0

b

٥

half B

8 5729215

O

구조적 모델링

C

haltA

0

0

ง 1bit

FA

FA

b

C.

a

FA

S = a

Сти

S

halta half B

b

Сти

구조적 모델링/

Cin ab

S

C

00

0

Full-Adder-

```
U_HAI
```

T

a (\$

C

UHA

الى

input a,

```
input b
input cin,
output s
\boldsymbol{output} \,\, \mathtt{c}
10);
S
11
wire W_S;
//wiring U_HA1 out s to U_HA2 in a
wire W_c1, W_c2;
15
assign c =
w_c1 || w_c2;
17
18
half_adder U_HA1 (
a (a), .b(b),
W_CI
OR
22
.s (W_S),
c(W_c1)
24
);
25
half adder U_HA2(
a (W_S),
// from U_HA1 of s
```

```
28
b(cin),
29
.s(s),
30
.c(W_c2)
//
31
);
32
33
34
35 endmodule
3 // lbit FA
4 module full_adder(
```

```
00
```

37 module half_adder(


```
00
10
38
input a
```

```
adder U full adder
39
input b
10
10
40
output s,
12
41
output c
3 module tb adder();
reg a, b, cin: // reg.
wire s, c; // output wire.
                                                .a (a), b(b), .cin(cin),
s(s),
.c(C)
//module instance
//input carry.
15
);
16
43
initial
```

```
44
// half adder 1bit
begin
#10;
a =
0; b = 0;
cin = 0;
45
assign s = a ^ b;
20
#10;
a = 1; b = 0;
cin=0;
21
#10;
a = 0; b = 1;
cin=0;
46
assign c = a & b;
#10;
a = 1;
1: b = 1:
cin=0;
23
#10;
a = 0: b
0;
cin = 1
47
24
#10;
a = 1; b = 0;
cin = 1;
#10:
a = = 0; b = 1;
48 endmodule
```

```
26
#10;
a =
1;
b =
1;
cin = 1; cin =
1;
27
$stop;
28
end
```

*4 bit FA MRI Test

bench

าน

home work