

# Rechnerarchitektur Serie XXX

Dominik Bodenmann 08-103-053

Orlando Signer 12-119-715

24. März 2014

## 1 Theorie-Teil

### 1.1 Aufgabe 1

Listing 1: Ausgabe

```
1 A: 10
2 B: 11
3 C: 12
```

## 2 Programmierteil

Listing 2: mips.c

```
1  /* TODO: Task (b) Please fill in the following lines, then remove this line.
2  *
3  * author(s):   Dominik Bodenmann
4  *   Orlando Signer
5  *
6  * modified:    2010-01-07
7  *
8  */
9
10 #include <stdlib.h>
11 #include <stdio.h>
12 #include <string.h>
13 #include "mips.h"
14
15 /* The "Hardware" */
16 byte memory[MEMORY_SIZE];
17 word registers[REGISTER_COUNT];
18 word pc;
19
20 /* To stop the MIPS machine */
21 int doRun;
22
```

```

23  /* In case you want to watch the machine working */
24  int verbose = TRUE;
25
26  /* Operation and function dispatcher */
27  Operation operations[OPERATION_COUNT];
28  Function functions[FUNCTION_COUNT];
29
30  /* ===== */
31  /* Some useful helpers */
32
33  /* Assembles the given parts of an I-type instruction into a single word*/
34  word create_itype_hex(unsigned immediate, unsigned rt, unsigned rs, unsigned
    opcode) {
35      return immediate + (rt << 16) + (rs << 21) + (opcode << 26);
36  }
37
38  /* Assembles the given parts of an J-type instruction into a single word*/
39  word create_jtype_hex(unsigned address, unsigned opcode) {
40      return address + (opcode << 26);
41  }
42
43  /* Assembles the given parts of an R-type instruction into a single word*/
44  word create_rtype_hex(unsigned funct, unsigned shamt, unsigned rd, unsigned
    rt, unsigned rs, unsigned opcode) {
45      return funct + (shamt << 6) + (rd << 11) + (rt << 16) + (rs << 21) + (opcode
        << 26);
46  }
47
48  /* Extends a 16 bit halfword to a 32 bit word with the value of the most
    significant bit */
49  word signExtend(halfword value) {
50      return (value ^ 0x8000) - 0x8000;
51  }
52
53  /* Extends a 16 bit halfword to a 32 bit word by adding leading zeros */
54  word zeroExtend(halfword value) {
55      return (value | 0x00000000);
56  }
57
58  /* To make some noise */
59  void printInstruction(Instruction *i) {
60      Operation o = operations[i->i.opcode];
61      Function f;
62      switch (o.type) {
63          case iType:
64              printf("%-4s %02i=0x%08ux, %02i=0x%08ux, 0x%04x\n", o.name, i->i.
                rt, registers[i->i.rt], i->i.rs, registers[i->i.rs], i->i.
                immediate );
65              break;
66          case jType:
67              printf("%-4s 0x%08x\n", o.name, i->j.address);
68              break;
69          case rType:
70              f = functions[i->r.funct];

```

```

71         printf("%-4s %02i=0x%08ux, %02i=0x%08ux, %02i=0x%08ux, 0x%04x\n",
72                f.name, i->r.rd, registers[i->r.rd], i->r.rs, registers[i->r
73                .rs], i->r.rt, registers[i->r.rt], i->r.shamt);
74         break;
75     case specialType:
76         printf("%-4s\n", o.name);
77         break;
78     }
79 }
80 /* ===== */
81 /* Memory operations */
82 /* Store a word to memory */
83 void storeWord(word w, word location) {
84     /* TODO: Task (c) implement storeWord here */
85     memory[location] = (w >> (8*3));
86     memory[location+1] = (w >> (8*2));
87     memory[location+2] = (w >> (8*1));
88     memory[location+3] = w;
89 }
90
91 /* Load a word from memory */
92 word loadWordFrom(word location) {
93     word w = 0;
94     w += (memory[location] << (8*3));
95     w += (memory[location+1] << (8*2));
96     w += (memory[location+2] << (8*1));
97     w += memory[location+3];
98     return w;
99 }
100
101 /* ===== */
102 /* Initialize and run */
103 void assignOperation(unsigned short opCode, const char name[OP_NAME_LENGTH
104                     +1], InstructionType type, void (*operation)(Instruction*)) {
105     strcpy(operations[opCode].name, name);
106     operations[opCode].type=type;
107     operations[opCode].operation = operation;
108 }
109
110 void assignFunction(unsigned short funct, const char name[FUNC_NAME_LENGTH
111                   +1], void (*function)(Instruction*)) {
112     strcpy(functions[funct].name, name);
113     functions[funct].function = function;
114 }
115
116 /* Initialize the "hardware" and operation and function dispatcher */
117 void initialize() {
118     int i;
119     /* Initialize operations */
120     for (i=0; i<OPERATION_COUNT; ++i) {
121         assignOperation(i, "ndef", specialType, &undefinedOperation);
122     }

```

```

121 assignOperation(OC_ZERO, "zero", rType, &opCodeZeroOperation);
122 /* To stop the MIPS machine */
123 assignOperation(OC_STOP, "stop", specialType, &stopOperation);
124
125 assignOperation(OC_ADDI, "addi", iType, &mips_addi);
126 assignOperation(OC_JAL, "jal", jType, &mips_jal);
127 assignOperation(OC_LUI, "lui", iType, &mips_lui);
128 assignOperation(OC_LW, "lw", iType, &mips_lw);
129 assignOperation(OC_ORI, "ori", iType, &mips_ori);
130 assignOperation(OC_SW, "sw", iType, &mips_sw);
131
132 /* Initialize operations with OpCode = 0 and corresponding functions */
133 for (i=0; i<FUNCTION_COUNT; ++i) {
134     assignFunction(i, "ndef", &undefinedFunction);
135 }
136 assignFunction(FC_ADD, "add", &mips_add);
137 assignFunction(FC_SUB, "sub", &mips_sub);
138
139 /* Initialize memory */
140 for (i=0; i<MEMORY_SIZE; ++i) {
141     memory[i] = 0;
142 }
143
144 /* Initialize registers */
145 for (i=0; i<REGISTER_COUNT; ++i) {
146     registers[i] = 0;
147 }
148
149 /* Stack pointer */
150 SP=65535;
151
152 /* Initialize program counter */
153 pc = 0;
154
155 /* Yes, we want the machine to run */
156 doRun = TRUE;
157 }
158
159 /* Fetch and execute */
160 void run() {
161     while (doRun) {
162         /* Fetch Instruction*/
163         word w = loadWordFrom(pc);
164         Instruction *instruction = (Instruction *) &w;
165         /* Please note: the program counter is incremented before the operation
166         is executed */
167         pc += 4;
168         /* Execute Instruction*/
169         operations[instruction->i.opcode].operation(instruction);
170         /* In case you want to watch the machine */
171         if (verbose) {
172             printInstruction(instruction);
173         }
174     }
175 }

```

```

174 }
175
176 /* ===== */
177 /* "Special" operations --- only for "internal" usage */
178
179 /* To deal with "undefined" behaviour */
180 void undefinedOperation(Instruction *instruction) {
181     printf("%s in %s, line %i: Unknown opcode: %x\n", __func__, __FILE__,
182         __LINE__, instruction->i.opcode);
183     exit(0);
184 }
185
186 /* To deal with "undefined" behaviour */
187 void undefinedFunction(Instruction *instruction) {
188     printf("%s in %s, line %i: Unknown funct: %x\n", __func__, __FILE__,
189         __LINE__, instruction->r.funct);
190     exit(0);
191 }
192
193 /* To deal with operations with opcode = 0 */
194 void opCodeZeroOperation(Instruction *instruction) {
195     functions[instruction->r.funct].function(instruction);
196 }
197
198 /* To stop the machine */
199 void stopOperation(Instruction *instruction) {
200     doRun = FALSE;
201 }
202
203 /* ===== */
204
205 /* Implemented MIPS operations */
206
207 /* ADD */
208 void mips_add(Instruction *instruction) {
209     /* TODO: Task (e) implement ADD here */
210     InstructionTypeR r = instruction->r;
211     word rt = registers[r.rt];
212     word rs = registers[r.rs];
213     registers[r.rd] = rt + rs;
214 }
215
216 /* ADDI */
217 void mips_addi(Instruction *instruction) {
218     /* TODO: Task (e) implement ADDI here */
219     InstructionTypeI i = instruction->i;
220     word rs = registers[i.rs];
221     word immediate = (signed) signExtend(i.immediate);
222     registers[i.rt] = rs + immediate;
223 }
224
225 /* JAL */
226 void mips_jal(Instruction *instruction) {
227     /* TODO: Task (e) implement JAL here */

```

```

225     InstructionTypeJ j = instruction->j;
226     /* We dont need to add 4 to the PC as it is incremented before the
        operation. */
227     RA = pc;
228     pc = (pc & 0xF0000000) + (j.address << 2);
229 }
230
231 /* LUI */
232 void mips_lui(Instruction *instruction) {
233     /* TODO: Task (e) implement LUI here */
234     InstructionTypeI i = instruction->i;
235     registers[i.rt] = i.immediate << 16;
236 }
237
238 /* LW */
239 void mips_lw(Instruction *instruction) {
240     InstructionTypeI i = instruction->i;
241     registers[i.rt] = loadWordFrom(registers[i.rs] + (signed)signExtend(i.
        immediate));
242 }
243
244 /* ORI */
245 void mips_ori(Instruction *instruction) {
246     InstructionTypeI i = instruction->i;
247     registers[i.rt] = registers[i.rs] | zeroExtend(i.immediate);
248 }
249
250 /* SUB */
251 void mips_sub(Instruction *instruction) {
252     InstructionTypeR r = instruction->r;
253     registers[r.rd] = (signed)registers[r.rs] - (signed)registers[r.rt];
254 }
255
256 /* SW */
257 void mips_sw(Instruction *instruction) {
258     /* TODO: Task (e) implement SW here */
259     InstructionTypeI i = instruction->i;
260     word location = registers[i.rs] + (signed) signExtend(i.immediate);
261     storeWord(registers[i.rt], location);
262 }

```

### Listing 3: test.c

```
1  /* TODO: Task (b) Please fill in the following lines, then remove this line.
2   *
3   * author(s):   Dominik Bodenmann
4   *              Orlando Signer
5   * modified:    2010-01-07
6   *
7   */
8
9  #include <stdlib.h>
10 #include <stdio.h>
11 #include <assert.h>
12 #include "mips.h"
13
14 /* executes exactly the given instruction */
15 void test_execute(word instr) {
16     word w;
17     Instruction *instruction;
18
19     /* Store the executable word */
20     storeWord(instr, pc);
21
22     /* Fetch the next Instruction */
23     w = loadWordFrom(pc);
24     instruction = (Instruction *) &w;
25     pc += 4;
26
27     /* Execute the fetched instruction*/
28     operations[instruction->i.opcode].operation(instruction);
29     assert(ZERO == 0);
30 }
31
32 /* ADD */
33 void test_add() {
34     T1=1;
35     T2=1;
36     test_execute(create_rtype_hex(FC_ADD, 0x0000, I_T0, I_T1, I_T2, OC_ADD));
37     assert(T0==2);
38
39     T1=1;
40     T2=-1;
41     test_execute(create_rtype_hex(FC_ADD, 0x0000, I_T0, I_T1, I_T2, OC_ADD));
42     assert(T0==0);
43
44     T1=-1;
45     T2=-1;
46     test_execute(create_rtype_hex(FC_ADD, 0x0000, I_T0, I_T1, I_T2, OC_ADD));
47     assert(T0==-2);
48 }
49
50 /* ADDI */
51 void test_addi() {
52     test_execute(create_itype_hex(0xFFFF, I_T0, I_ZERO, OC_ADDI));
```

```

53     assert(T0 == -1);
54     test_execute(create_itype_hex(1, I_T0, I_T0, OC_ADDI));
55     assert(T0 == 0);
56
57     test_execute(create_itype_hex(0xFFFF, I_T0, I_ZERO, OC_ADDI));
58     assert(T0 == -1);
59     test_execute(create_itype_hex(0xFFFF, I_T0, I_T0, OC_ADDI));
60     assert(T0 == -2);
61
62     test_execute(create_itype_hex(3, I_T0, I_ZERO, OC_ADDI));
63     assert(T0 == 3);
64     test_execute(create_itype_hex(1, I_T1, I_T0, OC_ADDI));
65     assert(T0 == 3);
66     assert(T1 == 4);
67 }
68
69 /* JAL */
70 void test_jal() {
71     int pcSaved;
72     word w;
73     Instruction* instruction;
74
75     pc = 0x00000000;
76     pcSaved = pc;
77     test_execute(create_jtype_hex(0x0001, OC_JAL));
78     assert(RA == pcSaved + 4);
79     assert(pc == 4);
80
81     /* The following test is executed manually as the desired pc is outside
82     the memory,
83     * i.e. the test needs to bypass actually storing the instruction in the
84     memory.
85     */
86     initialize();
87     pc = 0xAF000000;
88     pcSaved = pc;
89     w = create_jtype_hex(0x0001, OC_JAL);
90     instruction = (Instruction *) &w;
91     pc += 4;
92     operations[instruction->i.opcode].operation(instruction);
93     assert(RA == pcSaved + 4);
94     assert(pc == 0xA0000004);
95 }
96
97 /* LUI */
98 void test_lui() {
99     test_execute(create_itype_hex(0xFFFF, I_T0, I_ZERO, OC_LUI));
100     assert(T0 == 0xFFFF0000);
101
102     test_execute(create_itype_hex(0x0001, I_T0, I_ZERO, OC_LUI));
103     assert(T0 == 0x00010000);
104 }
105
106 /* LW */

```



```

105 void test_lw() {
106     /* TODO: Task (d) add test for LW here */
107     word location1 = 0x00001000;
108
109     word w = 0x87654321;
110     T1 = location1;
111
112     storeWord(w, location1);
113     test_execute(create_itype_hex(0x0000, I_T0, I_T1, OC_LW));
114     assert(w == T0);
115 }
116
117 /* ORI */
118 void test_ori() {
119     /* TODO: Task (d) add test for ORI here */
120     word w = 0xAAAAAAAA; /* 0b1010.... */
121     T1 = w;
122
123     test_execute(create_itype_hex(0x5555, I_T0, I_T1, OC_ORI)); /* 0x5555 0
        b0101... */
124     assert(0xAAAAFFFF == T0);
125
126     w = 0xFFFF0000;
127     T1 = w;
128     test_execute(create_itype_hex(0xFFFF, I_T0, I_T1, OC_ORI));
129     assert(0xFFFFFFFF == T0);
130 }
131
132 /* SUB */
133 void test_sub() {
134     /* TODO: Task (d) add test for SUB here */
135     /* T0 = T2 -T1 */
136     T1=1;
137     T2=1;
138     test_execute(create_rtype_hex(FC_SUB, 0x0000, I_T0, I_T1, I_T2, OC_SUB));
139     assert(T0==0);
140
141     T1=1;
142     T2=-1;
143     test_execute(create_rtype_hex(FC_SUB, 0x0000, I_T0, I_T1, I_T2, OC_SUB));
144     assert(T0==-2);
145
146     T1=-1;
147     T2=1;
148     test_execute(create_rtype_hex(FC_SUB, 0x0000, I_T0, I_T1, I_T2, OC_SUB));
149     assert(T0==2);
150
151     T1=-1;
152     T2=-1;
153     test_execute(create_rtype_hex(FC_SUB, 0x0000, I_T0, I_T1, I_T2, OC_SUB));
154     assert(T0==0);
155 }
156
157 /* SW */

```

```

158 void test_sw() {
159     word location1 = 0x00001000;
160     word location2 = 0x00001004;
161
162     word w = 0xFFFFFFFF;
163     T0 = w;
164     T1 = location1;
165     test_execute(create_itype_hex(0x0000, I_T0, I_T1, OC_SW));
166     assert(loadWordFrom(location1) == w);
167
168     w = 0x12345678;
169     T0 = w;
170     T1 = location2;
171     test_execute(create_itype_hex(0xFFFC, I_T0, I_T1, OC_SW));
172     assert(loadWordFrom(location1) == w);
173 }
174
175 /*
176     =====
177     */
178 /* make sure you've got a "fresh" environment for every test */
179 void execute_test(void (*test)(void)) {
180     initialize();
181     test();
182 }
183
184 /* executes all tests */
185 int main (int argc, const char * argv[]) {
186     execute_test(&test_add);
187     execute_test(&test_addi);
188     execute_test(&test_jal);
189     execute_test(&test_lui);
190     execute_test(&test_lw);
191     execute_test(&test_ori);
192     execute_test(&test_sub);
193     execute_test(&test_sw);
194     return 0;
195 }

```