# Rechnerarchitektur Serie 2

Dominik Bodenmann 08-103-053 Orlando Signer 12-119-715

25. März 2014

### 1 Theorie-Teil

# 1.1 Aufgabe 1

### Listing 1: Ausgabe

```
1 A: 10
2 B: 11
3 C: 12
```

# 1.2 Aufgabe 2

int \* a: initialisiert in a einen Pointer auf einen Integer int const \* b: initialisiert in b einen Pointer auf einen konstanten Integer int \* const c: initialisiert in c einen konstanten Pointer auf einen Integer int const \* const d: initialisiert in d einen konstanten Pointer auf einen konstanten Integer

### 1.3 Aufgabe 3

Es sollte nur bis i=9 gehen (Indizes von 0 bis 9), d.h. es gibt einen Segmentation Fault.

### 1.4 Aufgabe 4

#### Listing 2: C-Code

```
while ($s2 != $zero) {
   do something;
   $s2 -= $s1;
}
```

# 1.5 Aufgabe 5

#### Listing 3: Erweiterung

```
1 bge $s2, $s1, Label wird zu:
2 slt $at, $s2, $s1
3 beq $at, $zero, Label
```

# 1.6 Aufgabe 6

# 1.7 Aufgabe 7

#### Listing 4: Assembler

```
1 lw $t3, $t1($t2)
2 mult $t3, $t0
3 sw $LO, $t1($t2)
```

## 1.8 Aufgabe 8

# Listing 5: Laden in Register

1 lw \$s2 9(\$s1)

# 2 Programmierteil

### Listing 6: mips.c

```
/* TODO: Task (b) Please fill in the following lines, then remove this line.
1
    * author(s): Dominik Bodenmann
3
        Orlando Signer
    * modified:
                  2010-01-07
7
8
9
  #include <stdlib.h>
10
  #include <stdio.h>
11
   #include <string.h>
12
   #include "mips.h"
13
14
   /* The "Hardware" */
15
  byte memory[MEMORY_SIZE];
17
  word registers[REGISTER_COUNT];
18
  word pc;
19
  /* To stop the MIPS machine */
20
  int doRun;
21
22
  /* In case you want to watch the machine working */
23
24 int verbose = TRUE;
25
26 /* Operation and function dispatcher */
27 Operation operations[OPERATION_COUNT];
28 Function functions[FUNCTION_COUNT];
29
  30
  /* Some useful helpers */
31
32
^{33} /* Assembles the given parts of an I-type instruction into a single word*/
34 word create_itype_hex(unsigned immediate, unsigned rt, unsigned rs, unsigned
      opcode) {
35
     return immediate + (rt << 16) + (rs <<21) + (opcode << 26);
36
37
   /* Assembles the given parts of an J-type instruction into a single word*/
  word create_jtype_hex(unsigned address, unsigned opcode) {
     return address + (opcode << 26);</pre>
40
41
42
  /* Assembles the given parts of an R-type instruction into a single word*/
43
  word create_rtype_hex(unsigned funct, unsigned shamt, unsigned rd, unsigned
44
      rt, unsigned rs, unsigned opcode) {
     return funct + (shamt << 6) + (rd << 11) + (rt << 16) + (rs <<21) + (opcode
         << 26);
46 }
```

```
/* Extends a 16 bit halfword to a 32 bit word with the value of the most
      significant bit */
49 word signExtend(halfword value) {
      return (value ^ 0x8000) - 0x8000;
50
51
  }
52
  /* Extends a 16 bit halfword to a 32 bit word by adding leading zeros */
53
54 word zeroExtend(halfword value) {
      return (value | 0x00000000);
55
56
   }
58
   /* To make some noise */
   void printInstruction(Instruction *i) {
       Operation o = operations[i->i.opcode];
60
       Function f;
61
       switch (o.type) {
62
           case iType:
63
               printf("%-4s %02i=0x%08ux, %02i=0x%08ux, 0x%04x\n", o.name, i->i.
64
                  rt, registers[i->i.rt], i->i.rs, registers[i->i.rs], i->i.
                  immediate );
               break;
65
           case jType:
               printf("%-4s 0x\%08x\n", o.name, i->j.address);
               break;
69
           case rType:
70
               f = functions[i->r.funct];
               printf("%-4s %02i=0x%08ux, %02i=0x%08ux, %02i=0x%08ux, 0x%04x\n",
71
                   f.name, i->r.rd, registers[i->r.rd], i->r.rs, registers[i->r
                   .rs],i->r.rt, registers[i->r.rt],i->r.shamt);
               break;
72
           case specialType:
73
               printf("%-4s\n", o.name);
               break;
75
76
77 }
78
   /* ================= */
79
   /* Memory operations */
80
81
82 /* Store a word to memory */
83 void storeWord(word w, word location) {
    /* TODO: Task (c) implement storeWord here */
84
   memory[location] = (w >> (8*3));
85
    memory[location+1] = (w >> (8*2));
87
   memory[location+2] = (w >> (8*1));
88
    memory[location+3] = w;
89 }
90
91 /* Load a word from memory */
92 word loadWordFrom(word location) {
    word w = 0;
93
    w += (memory[location]
                            << (8*3));
    w += (memory[location+1] << (8*2));
```

```
w += (memory[location+2] << (8*1));
96
      w += memory[location+3];
      return w;
98
99
100
    /* ======= */
101
   /* Initialize and run */
102
   void assignOperation(unsigned short opCode, const char name[OP_NAME_LENGTH
103
        +1], InstructionType type, void (*operation)(Instruction*)) {
        strcpy(operations[opCode].name, name);
104
        operations[opCode].type=type;
105
106
        operations[opCode].operation = operation;
107
108
   void assignFunction(unsigned short funct, const char name[FUNC_NAME_LENGTH
109
        +1], void (*function)(Instruction*)) {
        strcpy(functions[funct].name, name);
110
        functions[funct].function = function;
111
112
    }
113
   /* Initialize the "hardware" and operation and function dispatcher */
114
   void initialize() {
115
116
      int i;
      /* Initialize operations */
117
      for (i=0; i<OPERATION_COUNT; ++i) {</pre>
118
119
        assignOperation(i, "ndef", specialType, &undefinedOperation);
120
      assignOperation(OC_ZERO, "zero", rType, &opCodeZeroOperation);
121
      /* To stop the MIPS machine */
122
      assignOperation(OC_STOP, "stop", specialType, &stopOperation);
123
124
      assignOperation(OC_ADDI, "addi", iType, &mips_addi);
125
      assignOperation(OC_JAL, "jal", jType ,&mips_jal);
assignOperation(OC_LUI, "lui", iType ,&mips_lui);
126
127
      assignOperation(OC_LW, "lw", iType, &mips_lw);
128
      assignOperation(OC_ORI, "ori", iType, &mips_ori);
129
      assignOperation(OC_SW, "sw", iType, &mips_sw);
130
131
      /* Initialize operations with OpCode = 0 and corresponding functions */
132
      for (i=0; i<FUNCTION_COUNT; ++i) {</pre>
133
        assignFunction(i, "ndef", &undefinedFunction);
134
135
      assignFunction(FC_ADD, "add", &mips_add);
136
      assignFunction(FC_SUB, "sub", &mips_sub);
137
138
139
            /* Initialize memory */
      for (i=0; i<MEMORY_SIZE; ++i) {</pre>
140
        memory[i] = 0;
141
142
143
      /* Initialize registers */
144
      for (i=0; i<REGISTER_COUNT; ++i) {</pre>
145
        registers[i] = 0;
146
147
```

```
148
     /* Stack pointer */
149
150
     SP = 65535;
151
     /* Initialize program counter */
152
153
     pc = 0;
154
     /* Yes, we want the machine to run */
155
     doRun = TRUE;
156
157
158
159
   /* Fetch and execute */
160
   void run() {
161
     while (doRun) {
       /* Fetch Instruction*/
162
       word w = loadWordFrom(pc);
163
       Instruction *instruction = (Instruction *) &w;
164
       \slash * Please note: the program counter is incremented before the operation
165
           is executed */
       pc += 4;
166
       /* Execute Instruction*/
167
       operations[instruction->i.opcode].operation(instruction);
168
       /* In case you want to watch the machine */
169
                   if (verbose) {
170
171
                       printInstruction(instruction);
172
                   }
173
174
   }
175
   /* ----- */
176
   /* "Special" operations --- only for "internal" usage */
177
178
   /* To deal with "undefined" behaviour */
179
   void undefinedOperation(Instruction *instruction) {
180
       printf("%s in %s, line %i: Unknown opcode: %x\n",__func__, __FILE__,
           __LINE__, instruction->i.opcode);
       exit(0);
182
183
   }
184
   /* To deal with "undefined" behaviour */
185
   void undefinedFunction(Instruction *instruction) {
186
       printf("%s in %s, line %i: Unknown funct: %x\n",__func__, __FILE__,
187
           __LINE__, instruction->r.funct);
       exit(0);
188
189
190
   /* To deal with operations with opcode = 0 */
191
void opCodeZeroOperation(Instruction *instruction) {
     functions[instruction->r.funct].function(instruction);
193
194
   }
195
196 /* To stop the machine */
doRun = FALSE;
```

```
199
200
   /* -----
202
   /* Implemented MIPS operations */
203
   /* ADD */
204
   void mips_add(Instruction *instruction) {
205
       /* TODO: Task (e) implement ADD here */
206
       InstructionTypeR r = instruction->r;
207
208
       word rt = registers[r.rt];
       word rs = registers[r.rs];
210
       registers[r.rd] = rt + rs;
211
212
213 /* ADDI */
void mips_addi(Instruction *instruction) {
     /* TODO: Task (e) implement ADDI here */
215
       InstructionTypeI i = instruction->i;
216
       word rs = registers[i.rs];
217
       word immediate = (signed) signExtend(i.immediate);
218
       registers[i.rt] = rs + immediate;
219
220
   }
221
222
   /* JAL */
223
   void mips_jal(Instruction *instruction) {
224
     /* TODO: Task (e) implement JAL here */
       InstructionTypeJ j = instruction->j;
225
       /* We dont need to add 4 to the PC as it is incremented before the
226
           operation. */
       RA = pc;
227
       pc = (pc \& 0xF0000000) + (j.address << 2);
228
229
   /* LUI */
231
   void mips_lui(Instruction *instruction) {
232
     /* TODO: Task (e) implement LUI here */
233
       InstructionTypeI i = instruction->i;
234
       registers[i.rt] = i.immediate << 16;</pre>
235
   }
236
237
   /* LW */
238
   void mips_lw(Instruction *instruction) {
239
     InstructionTypeI i = instruction->i;
240
     registers[i.rt] = loadWordFrom(registers[i.rs] + (signed) signExtend(i.
         immediate));
242
  }
243
   /* ORI */
244
InstructionTypeI i = instruction->i;
246
247
     registers[i.rt] = registers[i.rs] | zeroExtend(i.immediate);
248
249
```

```
250 /* SUB */
void mips_sub(Instruction *instruction) {
252     InstructionTypeR r = instruction->r;
   registers[r.rd] = (signed) registers[r.rs] - (signed) registers[r.rt];
254 }
255
256 /* SW */
void mips_sw(Instruction *instruction) {
   /* TODO: Task (e) implement SW here */
258
259
      InstructionTypeI i = instruction->i;
       word location = registers[i.rs] + (signed) signExtend(i.immediate);
260
       storeWord(registers[i.rt], location);
262 }
```

### Listing 7: test.c

```
/\star TODO: Task (b) Please fill in the following lines, then remove this line.
1
                    Dominik Bodenmann
    * author(s):
3
                    Orlando Signer
4
    * modified:
                    2010-01-07
5
6
   #include <stdlib.h>
9
10 #include <stdio.h>
11 #include <assert.h>
12 #include "mips.h"
13
   /* executes exactly the given instrution */
14
   void test_execute(word instr) {
15
     word w;
16
17
     Instruction *instruction;
     /* Store the executable word */
19
     storeWord(instr, pc);
20
21
     /* Fetch the next Instruction */
22
     w = loadWordFrom(pc);
23
     instruction = (Instruction *) &w;
24
25
     pc += 4;
26
     /* Execute the fetched instruction*/
27
     operations[instruction->i.opcode].operation(instruction);
29
     assert(ZERO == 0);
30 }
31
32 /* ADD */
33 void test_add() {
     T1=1;
34
     T2=1;
35
     test_execute(create_rtype_hex(FC_ADD, 0x0000, I_T0, I_T1, I_T2, OC_ADD));
36
37
     assert (T0==2);
     T1=1;
40
     T2 = -1;
     \texttt{test\_execute(create\_rtype\_hex(FC\_ADD, 0x0000, I\_T0, I\_T1, I\_T2, OC\_ADD));}
41
     assert (T0==0);
42
43
     T1 = -1;
44
     T2=-1;
45
     test_execute(create_rtype_hex(FC_ADD, 0x0000, I_T0, I_T1, I_T2, OC_ADD));
46
47
     assert (T0==-2);
48
  }
49
50 /* ADDI */
51 void test_addi() {
   test_execute(create_itype_hex(0xFFFF, I_T0, I_ZERO, OC_ADDI));
```

```
assert (T0 == -1);
53
     test_execute(create_itype_hex(1, I_T0, I_T0, OC_ADDI));
54
     assert (T0 == 0);
55
56
     test_execute(create_itype_hex(0xFFFF, I_T0, I_ZERO, OC_ADDI));
57
58
      assert (T0 == -1);
     test_execute(create_itype_hex(0xFFFF, I_T0, I_T0, OC_ADDI));
59
      assert (T0 == -2);
60
61
      test_execute(create_itype_hex(3, I_T0, I_ZERO, OC_ADDI));
62
63
      assert (T0 == 3);
64
      test_execute(create_itype_hex(1, I_T1, I_T0, OC_ADDI));
65
      assert (T0 == 3);
      assert(T1 == 4);
66
67 }
68
   /* JAL */
69
70 void test_jal() {
        int pcSaved;
71
        word w;
72
        Instruction* instruction;
73
74
       pc = 0x00000000;
75
76
       pcSaved = pc;
77
      test_execute(create_jtype_hex(0x0001, OC_JAL));
78
      assert (RA == pcSaved + 4);
79
       assert (pc == 4);
80
        /* The following test is executed manually as the desired pc is outside
81
            the memory,
         * i.e. the test needs to bypass actually storing the instruction in the
82
             memory.
83
      initialize();
84
        pc = 0xAF000000;
      pcSaved = pc;
        w = create_jtype_hex(0x0001, OC_JAL);
87
88
        instruction = (Instruction *) &w;
89
       operations[instruction->i.opcode].operation(instruction);
90
      assert (RA == pcSaved + 4);
91
        assert (pc == 0xA0000004);
92
93 }
94
   /* LUI */
96 void test_lui() {
        test_execute(create_itype_hex(0xFFFF, I_T0, I_ZERO, OC_LUI));
97
        assert (T0 == 0xFFFF0000);
98
99
        test_execute(create_itype_hex(0x0001, I_T0, I_ZERO, OC_LUI));
100
        assert (T0 == 0 \times 00010000);
101
   }
102
103
104 /* LW */
```

```
void test_lw() {
        /* TODO: Task (d) add test for LW here */
106
107
        word location1 = 0 \times 00001000;
108
        word w = 0x87654321;
109
        T1 = location1;
110
111
        storeWord(w, location1);
112
        test_execute(create_itype_hex(0x0000, I_T0, I_T1, OC_LW));
113
        assert (w == T0);
114
115
    }
116
117
    /* ORI */
118
    void test_ori() {
        /* TODO: Task (d) add test for ORI here */
119
        word w = 0xAAAAAAAA; /* 0b1010.... */
120
        T1 = w;
121
122
        test_execute(create_itype_hex(0x5555, I_T0, I_T1, OC_ORI)); /* 0x5555 0
123
           b0101... */
        assert (0xAAAAFFFF == T0);
124
125
        w = 0xFFFF0000;
126
127
        T1 = w;
128
        test_execute(create_itype_hex(0xFFFF, I_T0, I_T1, OC_ORI));
129
        130
   }
131
   /* SUB */
132
   void test_sub() {
133
        /* TODO: Task (d) add test for SUB here */
134
        /* T0 = T2 -T1 */
135
        T1=1;
136
      T2=1;
137
      test_execute(create_rtype_hex(FC_SUB, 0x0000, I_T0, I_T1, I_T2, OC_SUB));
138
139
      assert (T0==0);
140
      T1=1;
141
      T2=-1:
142
      test_execute(create_rtype_hex(FC_SUB, 0x0000, I_T0, I_T1, I_T2, OC_SUB));
143
      assert (T0==-2);
144
145
      T1 = -1;
146
      T2=1;
147
      test_execute(create_rtype_hex(FC_SUB, 0x0000, I_T0, I_T1, I_T2, OC_SUB));
148
149
      assert (T0==2);
150
      T1 = -1;
151
      T2 = -1;
152
      test_execute(create_rtype_hex(FC_SUB, 0x0000, I_T0, I_T1, I_T2, OC_SUB));
153
      assert (T0==0);
154
155
   }
156
157 /* SW */
```

```
158 void test_sw() {
       word location1 = 0x00001000;
159
160
       word location2 = 0 \times 00001004;
161
       word w = 0xFFFFFFFF;
162
       T0 = w;
163
       T1 = location1;
164
       test_execute(create_itype_hex(0x0000, I_T0, I_T1, OC_SW));
165
       assert(loadWordFrom(location1) == w);
166
167
168
       w = 0x12345678;
169
       T0 = w;
170
       T1 = location2;
       test_execute(create_itype_hex(0xFFFC, I_T0, I_T1, OC_SW));
171
       assert(loadWordFrom(location1) == w);
172
173 }
174
   /*
175
       ______
   /* make sure you've got a "fresh" environment for every test */
176
   void execute_test(void (*test)(void)) {
177
       initialize();
178
179
       test();
180 }
181
182 /* executes all tests */
int main (int argc, const char * argv[]) {
    execute_test(&test_add);
184
     execute_test(&test_addi);
185
     execute_test(&test_jal);
186
187
     execute_test(&test_lui);
     execute_test(&test_lw);
188
     execute_test(&test_ori);
189
190
     execute_test(&test_sub);
191
     execute_test(&test_sw);
     return 0;
192
193 }
```