Rechnerarchitektur Serie 3

Dominik Bodenmann 08-103-053 Orlando Signer 12-119-715

8. April 2014

1 Theorie-Teil

1.1 Aufgabe 1

	t	Freq	CPI	Freq*CPI	CPI	Freq*CPI	CPI	Freq*CPI
\overline{ALU}	5nsec	25%	2	0.5	2	0.5	1	0.25
LOAD	10nsec	25%	4	1.0	6	1.5	4	1.0
STORE	7.5nsec	25%	3	0.75	3	0.75	1	0.75
Branch	7.5nsec	25%	3	0.75	3	0.75	1	0.75
				3.0		3.5		2.75height

- 1. Eine Maschine, die für die LOAD Instruktion 6 Taktzyklen braucht, ist also 3.5/3.0-1=16.7% langsamer.
- 2. Eine CPU, bei der die ALU doppelt so schnell arbeitet, ist also 2.75/3.0-1=8.3% schneller.

1.2 Aufgabe 2

- 1. Darauf kann die Rücksprungadresse für die Vortsetzung der Programmbearbeitung gespeichert werden.
- 2. Darauf können die Aufrufparameter gelegt werden, damit sie von der Subroutine gelesen werden können.

1.3 Aufgabe 3

Damit der Overflow behandelt werden kann:

VorzeichenA	VorzeichenB	Binvert	Carryout	Vor z. Result.	Korr.Vorz.Res.	Overflow
0	0	0	0	0	0	0
0	0	1	0	1	0	1
0	1	0	0	1	1	0
0	1	1	1	0	0	0
1	0	0	0	1	1	0
1	0	1	1	0	0	0
1	1	0	1	0	1	1
1	1	1	1	1	1	0

Die ersten 5 Argumente werden für die Overflowdetection gebraucht. Ist das B invert Bit nicht gleich dem Carry out Bit, so gibt es einen Overflow. (Bei ALU31, da da die Vorzeichen abgespeichert sind)

1.4 Aufgabe 4

- Beim slt-Befehl wird a-b gerechnet. Falls a-b<0 erhält man im Vorzeichenbit (ALU31) eine 1.
- Die ALU unterstützt diesen Befehl, indem sie das Set des ALU31 Bits mit dem Less des ALU0 Bits verbindet. Alle anderen Less sind 0;

1.5 Aufgabe 5

Listing 1: MIPS push und pop

```
# Push und pop auf dem Stack. $sp bezeichnet den Stackpointer.
push:
subi $sp $sp 4
sw $t0 0($sp)

pop:
lw $t0 0($sp)
addi $sp $sp 4
```

1.6 Aufgabe 6

1.7 Aufgabe 7

and Mit dem Opcode 00 wird der erste Eingand des Operationsmuxes (das AND-Gatter) angesteuert, und somit muss A und B nicht invertiert werden.

or Gleich wie oben. Mit dem Opcode 01 kann direkt der zweite Eingang des Operationsmuxes (das OR-Gatter) angesteuert werden, und somit müssen A und B

- wiederum nicht invertiert werden.
- add Wiederum kann mit dem Opcode 10 der dritte Eingang des Operationsmuxes (Addition) angesteuert werden, und Aund B müssen wiederum nicht invertiert werden.
- subtract Wenn man b negiert (also invertiert) kann man einfach noch eine Addition ausführen (Opcode 10)
 - slt Es wird wieder a-b gerechnet (siehe subtract). Also B invertieren. Falls B grösser als A ist, soll das 31ste Bit den Wert 1 haben, welcher ebenfalls aufs erste Bit zurückgeführt wird. Damit kann man beim Operationsmux den vierten Eingang (Opcode 11) wählen, und erhält nun als Ausgabe eine 1, falls B grösser als A ist und sonst eine 0.
 - nor Da aNORb = notaANDnotb ist, kann man A und B invertieren und das AND-Gatter (Opcode 00) anlegen.

2 Programmierteil

Listing 2: compile.c

```
/\star TODO: Task (b) Please fill in the following lines, then remove this line.
1
    * author(s):
                  Dominik Bodenmann
3
                   Orlando Signer
                   2010-01-07
    * modified:
    */
7
   #include <stdlib.h>
9
10 #include <stdio.h>
#include "memory.h"
12 #include "mips.h"
   #include "compiler.h"
13
14
15
   int main ( int argc, char** argv ) {
16
       /* TODO: Task (c) implement main */
     if (argc != 3) {
17
       printf("usage: <%s> expression filename\n", argv[0]);
18
       return EXIT_FAILURE;
19
20
     char * expression = argv[1];
21
     char * filename = argv[2];
22
     compiler(expression, filename);
23
     return EXIT_SUCCESS;
24
25 }
```

Listing 3: mips.c

```
/* TODO: Task (b) Please fill in the following lines, then remove this line.
1
                  Dominik Bodenmann
3
    * author(s):
                   Orlando Signer
4
    * modified:
                   2010-01-07
5
6
   #include <stdarg.h>
9
  #include <stdlib.h>
10
  #include <stdio.h>
11
  #include <string.h>
12
13
14 #include "mips.h"
   #include "memory.h"
15
16
   /* The "Hardware" */
17
   word registers[REGISTER_COUNT];
18
19
   word pc;
20
  /* To stop the MIPS machine */
21
  int doRun;
22
23
  /* In case you want to watch the machine working */
24
25 int verbose = FALSE;
26
27 /* Operation and function dispatcher */
28 Operation operations[OPERATION_COUNT];
29 Function functions[FUNCTION_COUNT];
30
  /* ------ */
31
32 /* Some useful helpers */
33
  void error(const char *functionName, const char *fileName, int lineNumber,
34
      char *message, ...) {
      /* TODO: Task (e) implement error */
35
36
      printf("%s in %s, line %i: %s\n", functionName, fileName, lineNumber,
         message);
      exit(EXIT_FAILURE);
   }
39
40
41
42
   /* Assembles the given parts of an I-type instruction into a single word*/
43
  word create_itype_hex(unsigned short immediate, unsigned short rt, unsigned
44
       short rs, unsigned short opcode) {
     return immediate + (rt << 16) + (rs <<21) + (opcode << 26);
45
46
47
  /st Assembles the given parts of an J-type instruction into a single word st/
49 word create_jtype_hex(unsigned long address, unsigned short opcode) {
```

```
50
     return address + (opcode << 26);</pre>
51 }
52
  /* Assembles the given parts of an R-type instruction into a single word*/
54 word create_rtype_hex(unsigned short funct, unsigned short shamt, unsigned
       short rd, unsigned short rt, unsigned short rs, unsigned short opcode) {
     return funct + (shamt << 6) + (rd << 11) + (rt << 16) + (rs <<21) + (opcode
55
         << 26);
   }
56
57
   /\star Extends a 16 bit halfword to a 32 bit word with the value of the most
58
       significant bit */
59
  word signExtend(halfword value) {
       return (value ^ 0x8000) - 0x8000;
61
62
63
^{64} /* Extends a 16 bit halfword to a 32 bit word by adding leading zeros */
65 word zeroExtend(halfword value) {
       return (value | 0x00000000);
66
67
  }
68
  /* To make some noise */
  void printInstruction(Instruction *i) {
       Operation o = operations[i->i.opcode];
71
72
       Function f;
73
       switch (o.type) {
74
           case iType:
               printf("%-4s %02i=0x%08ux, %02i=0x%08ux, 0x%04x\n", o.name, i->i.
75
                   rt, registers[i->i.rt], i->i.rs, registers[i->i.rs], i->i.
                   immediate );
               break;
76
77
           case jType:
               printf("%-4s 0x\%08x\n", o.name, i->j.address);
78
               break;
           case rType:
80
               f = functions[i->r.funct];
81
               printf("%-4s %02i=0x%08ux, %02i=0x%08ux, %02i=0x%08ux, 0x%04x\n",
82
                    f.name, i->r.rd, registers[i->r.rd], i->r.rs, registers[i->r
                   .rs],i->r.rt, registers[i->r.rt],i->r.shamt);
               break;
83
           case specialType:
84
               printf("%-4s\n", o.name);
85
86
87
88
  }
89
90
   /* ========== */
91
  /* Initialize and run */
92
93
   void assignOperation(unsigned short opCode, const char name[OP_NAME_LENGTH
94
       +1], char type, void (*operation)(Instruction*)) {
       strcpy(operations[opCode].name, name);
```

```
operations[opCode].type=type;
96
        operations[opCode].operation = operation;
98
99
    void assignFunction(unsigned short funct, const char name[FUNC_NAME_LENGTH
100
        +1], void (*function)(Instruction*)) {
        strcpy(functions[funct].name, name);
101
        functions[funct].function = function;
102
103
104
    /* Initialize the "hardware" and operation and function dispatcher */
105
106
   void initialize() {
107
      int i;
108
      /* Initialize operations */
      for (i=0; i<OPERATION_COUNT; ++i) {</pre>
109
        assignOperation(i, "ndef", specialType, &undefinedOperation);
110
111
      assignOperation(OC_ZERO, "zero", rType, &opCodeZeroOperation);
112
      /* To stop the MIPS machine */
113
      assignOperation(OC_STOP, "stop", specialType, &stopOperation);
114
115
      assignOperation(OC_ADDI, "addi", iType, &mips_addi);
116
      assignOperation(OC_LUI, "lui", iType ,&mips_lui);
117
      assignOperation(OC_LW, "lw", iType, &mips_lw);
118
      assignOperation(OC_ORI, "ori", iType, &mips_ori);
119
      assignOperation(OC_SW, "sw", iType, &mips_sw);
120
121
      /* Initialize operations with OpCode = 0 and corresponding functions */
122
      for (i=0; i<FUNCTION_COUNT; ++i) {</pre>
123
        assignFunction(i, "ndef", &undefinedFunction);
124
125
      assignFunction(FC_ADD, "add", &mips_add);
126
      assignFunction(FC_DIV, "div", &mips_div);
127
      assignFunction(FC_MULT, "mult", &mips_mult);
128
      assignFunction(FC_SUB, "sub", &mips_sub);
129
130
          initializeMemory();
131
132
      /* Initialize registers */
133
      for (i=0; i<REGISTER_COUNT; ++i) {</pre>
134
        registers[i] = 0;
135
      }
136
137
      /* Stack pointer */
138
      SP = 65535;
139
140
      /* Initialize program counter */
141
142
      pc = 0;
143
      /* Yes, we want the machine to run */
144
      doRun = TRUE;
145
146
147
    }
148
```

```
149 /* Fetch and execute */
150 void run() {
    while (doRun) {
       /* Fetch Instruction*/
153
       word w = loadWord(pc);
       Instruction *instruction = (Instruction *) &w;
154
      pc += 4;
155
      /* Execute Instruction*/
156
      operations[instruction->i.opcode].operation(instruction);
157
       /* In case you want to watch the machine */
158
159
                  if (verbose) {
160
                     printInstruction(instruction);
161
162
163
   }
164
165
   /* ============= */
166
   /* "Special" operations --- only for "internal" usage */
167
168
  /* To deal with "undefined" behaviour */
169
  void undefinedOperation(Instruction *instruction) {
       ERROR("Unknown opcode: %x", instruction->i.opcode);
171
172
173
   /* To deal with "undefined" behaviour */
174
void undefinedFunction(Instruction \starinstruction) {
       ERROR("Unknown funct: %x", instruction->r.funct);
176
177
178
   /* To deal with operations with opcode = 0 */
179
   void opCodeZeroOperation(Instruction *instruction) {
180
     functions[instruction->r.funct].function(instruction);
181
182
183
   /* To stop the machine */
184
   void stopOperation(Instruction *instruction) {
185
       doRun = FALSE;
186
187
188
   /* -----
189
190
   /* ADD */
191
192     void mips_add(Instruction *instruction) {
   InstructionTypeR r = instruction->r;
194
     registers[r.rd] = (signed)registers[r.rs] + (signed)registers[r.rt];
195
  }
196
197 /* ADDI */
InstructionTypeI i = instruction->i;
199
     registers[i.rt] = (signed)registers[i.rs] + (signed)signExtend(i.immediate)
200
```

```
201
   /* DIV --- Warning: actual DIV is a bit more complicated*/
  void mips_div(Instruction *instruction) {
    InstructionTypeR r = instruction->r;
205
      registers[r.rd] = (signed) registers[r.rs] / (signed) registers[r.rt];
206
   }
207
208
   /* LUI */
209
   void mips_lui(Instruction *instruction) {
210
211
      InstructionTypeI i = instruction->i;
212
      registers[i.rt] = i.immediate << 16;</pre>
213
214
    /* LW */
215
   void mips_lw(Instruction *instruction) {
216
      InstructionTypeI i = instruction->i;
217
      registers[i.rt] = loadWord(registers[i.rs] + (signed)signExtend(i.immediate
218
          ));
   }
219
220
   /* MULT --- Warning: actual MULT is a bit more complicated */
221
   void mips_mult(Instruction *instruction) {
     InstructionTypeR r = instruction->r;
      registers[r.rd] = (signed)registers[r.rs] * (signed)registers[r.rt];
225
   }
226
   /* ORI */
227
   void mips_ori(Instruction *instruction) {
228
      InstructionTypeI i = instruction->i;
229
      registers[i.rt] = registers[i.rs] | zeroExtend(i.immediate);
230
231
   /* SUB */
233
   void mips_sub(Instruction *instruction) {
234
235
      InstructionTypeR r = instruction->r;
      registers[r.rd] = (signed)registers[r.rs] - (signed)registers[r.rt];
236
237
238
   /* SW */
239
   void mips_sw(Instruction *instruction) {
240
      InstructionTypeI i = instruction->i;
241
      storeWord(registers[i.rt], registers[i.rs] + (signed)signExtend(i.immediate
242
243 }
```

Listing 4: memory.c

```
/* TODO: Task (b) Please fill in the following lines, then remove this line.
1
2
   * author(s): Dominik Bodenmann
3
               Orlando Signer
4
   * modified:
               2010-01-07
5
6
  #include <stdlib.h>
9
10 #include <stdio.h>
11 #include <string.h>
12 #include <time.h>
  #include "memory.h"
13
14
15 MemoryRegion * memoryRegions[MEMORY_REGION_SIZE];
16 FILE * outputStream;
17
  void emptyMemoryRegionInitializer() {}
18
19
   /* -----
20
  /* DEFAULT MEMORY */
21
22 byte defaultMemoryData[RAM_SIZE];
23
int i;
^{25}
  for (i=0; i<RAM_SIZE; ++i) {</pre>
26
27
     defaultMemoryData[i] = 0;
28
29 }
30
void defaultMemoryWriteHandler(word address, byte value) {
  defaultMemoryData[address] = value;
32
33 }
34
35 byte defaultMemoryReadHandler(word address) {
36
   return defaultMemoryData[address];
37
38
  MemoryRegion defaultMemory = {
39
40
      RAM_SIZE-1,
41
      &defaultMemoryInitializer,
42
      &defaultMemoryWriteHandler,
43
      &defaultMemoryReadHandler
44
45 };
46
47 /* NEW Macro */
48
 */
50 /* printf memory */
```

```
51 void fprintfMemoryRegionInitializer() {
   outputStream = stdout;
53
   }
54
void fprintfMemoryWriteHandler(word address, byte value) {
          fprintf(outputStream, "%c", value);
56
57
58
  byte fprintfMemoryReadHandler(word address) {
59
        /* ignore reads, only used to output */
60
61
     return 0;
62
63
   MemoryRegion fprintfMemory = {
64
      FPRINTF_MEMORY_LOCATION,
65
       FPRINTF_MEMORY_LOCATION,
66
       &fprintfMemoryRegionInitializer,
67
       &fprintfMemoryWriteHandler,
68
       &fprintfMemoryReadHandler
69
70 };
71
   /* -----
73
   /* time memory */
75 void timeMemorWriteHandler(word address, byte value) {}
76
77 byte timeMemoryReadHandler(word address) {
    return clock() * 1000 / CLOCKS_PER_SEC;
78
79
80
   MemoryRegion timeMemory = {
81
       TIME_MEMORY_LOCATION,
82
       TIME_MEMORY_LOCATION,
83
84
       &emptyMemoryRegionInitializer,
       &timeMemorWriteHandler,
85
       &timeMemoryReadHandler
86
  };
87
88
   /* -----
89
90
   int checkMemoryRegionOverlap(MemoryRegion *region) {
91
     for (i=0; i<MEMORY_REGION_SIZE; ++i) {</pre>
93
          if (!memoryRegions[i]) {
94
95
              break;
96
       if (((memoryRegions[i]->min >= region->min) && ( region->min <=</pre>
97
          memoryRegions[i]->max))
              || ((memoryRegions[i]->min >= region->max) && (region->max <=</pre>
98
                  memoryRegions[i]->max))) {
         return FALSE;
99
100
```

```
101
        return TRUE;
102
103
104
   int memoryRegionCounter = 0;
105
106
   void registerMemoryRegion(MemoryRegion *region) {
107
        if (checkMemoryRegionOverlap(region)) {
108
            memoryRegions[memoryRegionCounter] = region;
109
            memoryRegionCounter++;
110
            region->initialize();
111
112
        } else {
113
            ERROR("Overlapping memory regions");
114
115
116
   void initializeMemory() {
117
       int i;
118
       memoryRegionCounter = 0;
119
        for (i=0; i<MEMORY_REGION_SIZE; ++i) {</pre>
120
            memoryRegions[i] = NULL;
121
122
        registerMemoryRegion(&defaultMemory);
123
124
        registerMemoryRegion(&fprintfMemory);
125
        registerMemoryRegion(&timeMemory);
126
   }
127
    128
         */
129
    /* Load a file to memory */
130
    void loadFile(char* filename) {
131
        /* TODO: Task (d) implement loadFile */
132
        int i;
133
       FILE *file;
134
        char *buffer = 0;
135
        long length;
136
       byte* ram;
137
138
        // Reading the file in the buffer
139
        file = fopen(filename, "rb");
140
        if (file) {
141
            fseek (file, 0, SEEK_END);
142
            length = ftell (file);
143
            fseek (file, 0, SEEK_SET);
144
            buffer = malloc (length);
145
            if (buffer)
146
                fread (buffer, 1, length, file);
147
148
        fclose(file);
149
150
        // Create store characters in the memory
151
        if (buffer) {
152
            ram = defaultMemoryData;
153
```

```
for (i = 0; i < length; i++) {</pre>
154
                 *ram = (unsigned) buffer[i];
155
156
                 ram += 1;
157
158
159
160
    /* -----
161
162
163
   MemoryRegion* getMemoryRegion(word location) {
164
        int i;
165
        MemoryRegion *memoryRegion = NULL;
        for (i=0; i<MEMORY_REGION_SIZE && !memoryRegion; ++i) {</pre>
166
            if (memoryRegions[i] && memoryRegions[i]->min <= location &&</pre>
167
                memoryRegions[i]->max >= location) {
          memoryRegion = memoryRegions[i];
168
      }
169
170
        if (!memoryRegion) {
171
            ERROR("Invalid memory access at 0x%x", (int) location);
172
173
        return memoryRegion;
174
175
176
177
   /* Store a word to memory */
178
   void storeWord(word w, word location) {
179
      MemoryRegion *memoryRegion = getMemoryRegion(location);
180
      memoryRegion->write(location, (w >> (8*3)) \& 0xFF); memoryRegion->write(location+1, (w >> (8*2)) \& 0xFF);
181
182
      memoryRegion->write(location+2, (w >> (8*1)) & 0xFF);
183
      memoryRegion->write(location+3, (w >> (8*0)) & 0xFF);
184
185
186
    /* Load a word from memory */
187
   word loadWord(word location) {
188
      MemoryRegion *memoryRegion = getMemoryRegion(location);
189
      word w = 0;
190
      w += (memoryRegion->read(location) << (8*3));</pre>
191
      w += (memoryRegion->read(location+1) << (8*2));</pre>
192
      w += (memoryRegion->read(location+2) << (8*1));</pre>
193
      w += (memoryRegion->read(location+3) << (8*0));</pre>
194
      return w;
196 }
```