

SPECIFICATION FOR LCM+CTP Module KD050HDFIA020-C020C

MODULE:	KD050HDFIA020-C020C
CUSTOMER:	

REV	DESCRIPTION	DATE
1.0	FIRST ISSUE	2018.06.25

STARTEK	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 1 of 41



Revision History

Date	Rev. No.	Page	Summary
2018.06.25	V1.0	ALL	FIRST ISSUE
			20
		>	
	19		
, C			
*			

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 2 of 41
	常备库存	长 期 供 货	支持小量	品种齐全

Stock For Sale

Long Time supply NO MOQ

In Full Range



Contents

1.	Block Diagram	6
2.	Outline dimension	7
3.	Input terminal Pin Assignment	
	3.1 TFT	
	3.2 CTP	9
4.	LCD Optical Characteristics	10
	4.1 Optical specification	10
	4.2 Measuring Condition	10
5.	TFT Electrical Characteristics	13
	5.1 Absolute Maximum Rating (Ta=25 VSS=0V)	13
	5.2 DC Electrical Characteristics	13
	5.3 LED Backlight Characteristics	13
6.	MIPI Interface Characteristics	16
	6.1 High Speed Mode - Clock Channel Timing	16
	6.2 High Speed Mode – Data Clock Channel Timing	17
	6.3 High Speed Mode - Rising and Fall Timings	18
	6.4 Low Speed Mode - Bus Turn Around	19
	6.5 Data Lanes from Low Power Mode to High Speed Mode	20
	6.6 Data Lanes from High Power Mode to High Speed Mode	21
	6.7 DSI Clock Burst - High Speed Mode to/from Low Power Mode	
	6.8 Timing for DSI video mode	23
	6.9 Reset input timing	25
7.	CTP Specification	26
	7.1 Electrical Characteristics	
	7.1.1 Absolute Maximum Rating	26
	7.1.2 DC Electrical Characteristics (Ta=25°C)	26
	7.1.3 AC Characteristics	27
	7.2 I2C Timing	27
8.	LCD Module Out-Going Quality Level	32
	8.1 VISUAL & FUNCTION INSPECTION STANDARD	32
	8.1.1 Inspection conditions	32
	8.1.3 Sampling Plan	33
	8.1.4 Criteria (Visual)	34
9.	Reliability Test Result	39
P	art. No KD050HDFIA020-C020C REV V1.0 Page 3 of 41	



9.1 Condition	39
10. Cautions and Handling Precautions	
10.1 Handling and Operating the Module	40
10.2 Storage and Transportation	40
11. Packing	41

Solls. Jobs

50001.

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 4 of 41
	学 夕 庆 方	V. #II /II 化	士柱小具	口



* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silico n TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 5.0'TFT-LCD contains 720x1280 pixels, and can display up to 65K/262K/1 6.7M colors.

* Features

-Low Input Voltage: 3.3V(TYP)

-Display Colors of TFT LCD: 65K/262K/16.7M colors

TFT-Interface: 4 Lane MIPI

CTP-Interface: I2C


General Information	Specification			
Items	Main Panel	Unit	Note	
11 1	Iviairi i ariei	VV		
Display area(AA)	62.10(H)*110.40(V) (5.0inch)	mm	-	
Driver element	TFT active matrix	-	-	
Display colors	65K/262K/16.7M	colors	-	
Number of pixels	720(RGB)*1280	dots	-	
TFT Pixel arrangement	RGB vertical stripe	-	-	
Pixel pitch	0.08625(H)*0.08625(V)	mm	-	
Viewing angle	ALL	o'clock	-	
TFT Controller IC	ILI9881C	-	-	
CTP Driver IC	GT911	-	-	
Display mode	Transmissive/Normally Black	-	-	
Touch mode	5-points and Gestures		-	
Module Bonding Type	TAPE Bonding	-	-	
Operating temperature	-20∼+70	$^{\circ}$ C	-	
Storage temperature	-30∼+80	$^{\circ}$ C	-	

* Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
Module size	Horizontal(H)		67.56		mm	-
	Vertical(V)		122.35		mm	-
	Depth(D)		4.03		mm	-
	Weight				g	-

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 5 of 41
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range

1. Block Diagram



Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 6 of 41
	常备库存	长期供货	支持小量	品种齐全

NO MOQ


In Full Range

Long Time supply

Stock For Sale



2. Outline dimension



Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 7 of 41
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



3. Input terminal Pin Assignment

3.1 TFT

NO.	SYMBOL	DISCRIPTION	I/O
1	NC		
2	LEDK	Cathode pin of backlight.	Р
3	NC		
4	LEDA	Anode pin of backlight.	Р
5	NC		
6	GND	Ground.	Р
7	MIPI_D0N	- MIPI DSI differential data pair. (Data lane 0)	I
8	MIPI_D0P	Leave it open or fix to GND level when not in use.	I
9	GND	Ground.	Р
10	MIPI_D1N	- MIPI DSI differential data pair. (Data lane 1)	I
11	MIPI_D1P	Leave it open or fix to GND level when not in use.	I
12	GND	Ground.	Р
13	MIPI_CLN	- MIPI DSI differential clock pair	I
14	MIPI_CLP	Leave it open or fix to GND level when not in use.	I
15	GND	Ground.	Р
16	MIPI_D2N	- MIPI DSI differential data pair. (Data lane 2)	I
17	MIPI_D2P	Leave it open or fix to GND level when not in use.	I
18	GND	Ground.	Р
19	MIPI_D3N	- MIPI DSI differential data pair. (Data lane 3)	I
20	MIPI_D3P	Leave it open or fix to GND level when not in use.	I
21	GND	Ground.	Р
22	GND	Ground.	Р
23	NC		
24	GND	Ground.	Р

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 8 of 41
	営 备 库 存	长 期 供 货	专持小量	品 种 齐 全



25	TE	- Tearing effect output pin.	0
20	_	Leave the pin open when not in use.	
		- The external reset input	
26	RESET	Initializes the chip with a low input. Be sure to execute a power-on r	
20	RESET	eset aftersupplying power.	'
		Fix to IOVCC level when not in use.	
27	IOVCC	- Power supply for internal logic regulator. Connect to an external power	Р
21	10 000	supply of 1.65V to 3.3V	Г
28	VCI	- Power supply for analog circuits. Connect to an external power supply of	Р
20	VCI	2.5V to 3.3V	
29	GND	Ground.	Р
30	GND	Ground.	Р

3.2 CTP

J.Z G I F			
NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	Р
2	NC		
3	VDD	Supply voltage.	Р
4	SCL	I2C clock input.	I
5	SDA	I2C data input and output	I/O
6	INT	External interrupt to the host.	I
7	RST	External Reset, Low is active.	I
8	GND	Ground.	Р

Part. No KD050HDFIA020-C020C REV V1.	.0 Page 9 of 41
--------------------------------------	-----------------



4. LCD Optical Characteristics

4.1 Optical specification

Iter	n	Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast	t Ratio	CR		640	800			(1)(2)
Response	Rising	T _R			10	15		73
time	Falling	T _F			20	25	msec	(1)(3)
Color g	amut	S(%)			70		%	C-light
	180.0	W _X		0.276	0.316	0,356		
	White	W_Y	Θ=0	0.296	0.336	0.376		
	Red R _X	R _X	Normal viewing angle	0.611	0.631	0.651		
Color Filter		R _Y		0.319	0.339	0.359		(1)(4)
Chromacicity		G _X		0.300	0.320	0.340	-	CF glass
	Green	G _Y		0.587	0.607	0.627		
		B _X		0.131	0.151	0.171		
	Blue	B _Y		0.025	0.045	0.065		
		ΘL	290		80			(1)(4)
Viewing	Hor.	Θr	100		80		-	Measuring with
angle		Θυ	CR>10		80			Polarizer,
	Ver.	Θρ			80			Reference Only
Option View	Direction	>		Fr	ee			(5)

4.2 Measuring Condition

■ Measuring surrounding: dark room

■ Ambient temperature: 25±2°C

■ 15min. warm-up time.


Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 10 of 41
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



4.3 Measuring Equipment

FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics

Note (1) Definition of Viewing Angle:




Note (2) Definition of Contrast Ratio (CR) : measured at the center point of panel

CR = Luminance with all pixels white

Luminance with all pixels black


Note (3) Definition of Response Time : Sum of T_R and T_F




Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 11 of 41
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



Note (4) Definition of optical measurement setup



Note (5) Rubbing Direction (The different Rubbing Direction will cause the different optima view direction.)





Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 12 of 41
	常 备 库 存	长 期 供 货	支持小量	品种齐全



5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VCI	-0.3	6.5	٧
Digital interface supple Voltage	IOVCC	-0.3	3.3	⊘ v
Operating temperature	T _{OP}	-20	+70	$^{\circ}$ $^{\circ}$
Storage temperature	T _{ST}	-30	+80	$^{\circ}\mathbb{C}$

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	VCC	2.5	3.3	6.0	V	
Digital interface supple Voltage	IOVCC	1.65	1.8	3.3	V	
Normal mode Current consumption	IDD		40		mA	-1
Lovel input veltage	ViH	0.7 IOVCC		IOVCC	V	
Level input voltage	V _I	-0.3		0.3 IOVCC	V	-
Level output voltage	V _{OH}	0.8* IOVCC		IOVCC	V	
Level output voltage	V _{OL}	GND		0.2 IOVCC	V	

5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 12 chips White LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	I _F	30	40		mA	
Forward Voltage	V _F		19.2		V	
LCM Luminance	L _V	380	420		cd/m2	Note3
LED life time	Hr	50000			Hour	Note1,2

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 13 of 41
	常备库存	长期供货	支持小量	品 种 齐 全

R 备 库 仔 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ



Uniformity AVg 80			%	Note3	
-------------------	--	--	---	-------	--

Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition: $Ta=25\pm3$ °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25℃ and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.

CIRCUIT DIAGRAM

50001.

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 14 of 41
	堂 备 库 存	长 期 供 货	古持小量	品 种 齐 仝


Stock For Sale

Long Time supply

支持小量 NO MOQ



NOTE 3: Luminance Uniformity of these 9 points is defined as below:



13

Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$

Luminance Total Luminance of 9 points

150900

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 15 of 41
	告 夕 庆 方	上 甜 出 生	古技小县	旦 劫 文 짇

常备库存 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ



6. MIPI Interface Characteristics

6.1 High Speed Mode - Clock Channel Timing




Figure 118: DSI Clock Channel Timing

Table 38: DSI Clock Channel Timing

Signal	Symbol	Parameter	Min	Max	Unit
CLKP/N	2xUI _{INST}	Double UI instantaneous	4	25	ns
CLKP/N	UI _{INSTA} ,UI _{INSTB} (Note 1)	UI instantaneous Half	2 (Note 2)	12.5	ns

Notes:

- 1. UI = UIINSTA = UIINSTB
- 2. Define the minimum value of 24 UI per Pixel, see Table 39.

Table 39: Limited Clock Channel Speed

Data type	Two Lanes speed	Three Lanes speed	Four Lanes speed
Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel	566 Mbps	433 Mbps	366 Mbps
Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel	637 Mbps	487 Mbps	412 Mbps
Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps
Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps



Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 16 of 41
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range

6.2 High Speed Mode - Data Clock Channel Timing




Figure 119: DSI Data to Clock Channel Timings

Table 40: DSI Data to Clock Channel Timings

Signal	Symbol	Parameter	Min	Max
D D/N 0 14	t _{DS}	Data to Clock Setup time	0.15xUI	1
DnP/N, n=0 and 1	tон	Clock to Data Hold Time	0.15xUI	-



Stock For Sale

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 17 of 41
	常备库存	长期供货	支持小量	品种齐全

NO MOQ

In Full Range

Long Time supply



6.3 High Speed Mode – Rising and Fall Timings




Figure 120: Rising and Falling Timings on Clock and Data Channels

Table 41: Rise and Fall Timings on Clock and Data Channels

B	0	0	Specification		
Parameter	Symbol	Condition	Min	Тур	Max
Differential Disc Time for Cleak		CL VD/N	150	-	0.3UI
Differential Rise Time for Clock	t _{DRTCLK}	CLKP/N	150 ps		(Note)
Differential Disa Time for Date		DnP/N	450	-	0.3UI
Differential Rise Time for Data	t _{DRTDATA}	n=0 and 1	150 ps		(Note)
Differential Fall Time (an Olarla		OLIVD/N	450		0.3UI
Differential Fall Time for Clock	t _{DFTCLK}	CLKP/N	150 ps	-	(Note)
D''' '' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '		DnP/N	450		0.3UI
Differential Fall Time for Data	TDFTDATA	n=0 and 1	150 ps	-	(Note)

Note: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-Phy standard.

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 18 of 41
	堂 备 库 存	长 期 供 货	古持小量	品 种 齐 仝

Stock For Sale

Long Time supply

NO MOQ



6.4 Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the MCU to the Display Module (ILI9881C) are illustrated for reference purposes below.




Figure 121: BTA from the MCU to the Display Module

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the Display Module (ILI9881C) to the MCU are illustrated for reference purposes below.




Figure 122: BTA from the Display Module to the MCU

Table 42: Low Power State Period Timings – A

Signal	Symbol	Description		Max	Unit
D0P/N	_	Length of LP-00, LP-01, LP-10 or LP-11 periods	50	7.5	no.
DOF/N	I _{LPXM}	MCU → Display Module (ILI9881C)		75	ns
DODA!		Length of LP-00, LP-01, LP-10 or LP-11 periods		7.5	
D0P/N	I LPXD	Display Module (ILI9881C) → MCU		75	ns
D0P/N	T _{TA-SURED}	Time-out before the Display Module (ILI9881C) starts driving		2xT _{LPXD}	ns

Table 43: Low Power State Period Timings – B

Signal	Symbol	Description	Time	Unit
D0P/N	T _{TA-GETD}	Time to drive LP-00 by Display Module (ILI9881C)	5xT _{LPXD}	ns
D0P/N	T _{TA-GOD}	Time to drive LP-00 after turnaround request - MCU	4xT _{LPXD}	ns

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 19 of 41
	常备库存	长 期 供 货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



6.5 Data Lanes from Low Power Mode to High Speed Mode




Figure 123: Data Lanes - Low Power Mode to High Speed Mode Timings

Table 44: Data Lanes - Low Power Mode to High Speed Mode Timings

Signal	Symbol	Description		Max	Unit
DnP/N, n = 0 and 1	T _{LPX}	Length of any Low Power State Period	50	8-8	ns
DnP/N, n = 0 and 1	T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS Transmission		85+6xUI	ns
DnP/N, n = 0 and 1	T _{HS-TERM-EN}	Time to enable Data Lane Receiver line termination measured from when Dn crosses VILMAX	ā.	35+4xUI	ns



Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 20 of 41
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



6.6 Data Lanes from High Power Mode to High Speed Mode




Figure 124: Data Lanes - High Speed Mode to Low Power Mode Timings

Table 45: Data Lanes - High Speed Mode to Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	T _{HS-SKIP}	Time-Out at Display Module (ILI9881C) to ignore transition period of EoT	40	55+4xUI	ns
DnP/N, n = 0 and 1	T _{HS-EXIT}	Time to driver LP-11 after HS burst	100	-	ns



Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 21 of 41
	常备库存	长 期 供 货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



6.7 DSI Clock Burst - High Speed Mode to/from Low Power Mode




Figure 125: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Table 46: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
CLKP/N	T _{CLK-POST}	Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode		-	ns
CLKP/N	T _{CLK-TRAIL}	Time to drive HS differential state after last payload clock bit of a HS transmission burst		-	ns
CLKP/N	T _{HS-EXIT}	Time to drive LP-11 after HS burst	100	-	ns
CLKP/N	T _{CLK-PREPARE}	Time to drive LP-00 to prepare for HS transmission	38	95	ns
CLKP/N	T _{CLK-TERM-EN}	Time-out at Clock Lane to enable HS termination	-	38	ns
CLKP/N	T _{CLK-PREPARE} + T _{CLK-ZERO}	Minimum lead HS-0 drive period before starting Clock	300	-	ns
CLKP/N	T _{CLK-PRE}	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8xUI	-	ns



Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 22 of 41
	常备库存	长期供货	支持小量	品种齐全


Stock For Sale

长期供货 Long Time supply

NO MOQ



6.8 Timing for DSI video mode



1 UI=1/Bit rate

HAS(pixel)= (tHSA*lane number) / (UI* pixel format)

HBP(pixel)= (tHBP*lane number) / (UI* pixel format)

HFP(pixel)= (tHFP*lane number) / (UI* pixel format)

$$\label{eq:Rate} \textit{Frame Rate} = \frac{BR_{bps} \; x \; Lane_{num}}{(VACT + VSA + VBP + VFP) \; x \; (HACT + HSA + HBP + HFP) \; x \; Pixel \; Format}$$

Example: $BR_{bps} = 457 Mbps/lane$, 1UI=2.1883 ns, Frame rate=60Hz, VACT=1280, VSA=2, VBP=30, VFP=20, HACT=720, HSA=33, HBP=100, HFP=100, Lane_{num}=4(lane), Pixel Format=24(bit).

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 23 of 41
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



Note:

- 1. Lane_{num}: Date lane of MIPI-DSI.
- 2. Pixel Format: Please reference to "4.1DSI System Interface".
- 3. The formula exists slightly error because of the host-transmission way.
- 4. The best frame rate setting : 2 data lanes : 50~60 Hz / 3 data lanes : 50~70 Hz / 4 data lanes : 50~70 Hz.
- 5. Please reference to "Table 39: Limited Clock Channel Speed"

SOLL STOOKS

50001.

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 24 of 41
	告 夕 庆 方	上 甜 出 生	古特小县	旦 劫 文 仝

吊备库仔 Stock For Sale Long Time supply

NO MOQ



6.9 Reset input timing




Figure 126: Reset Timing

Table 47: Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
	tRW	Reset pulse duration	10		uS
RESX	4DT	Reset cancel		5 (note 1,5)	mS
	tRT			120 (note 1,6,7)	mS

Notes:

- The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 48

Table 48: Reset Descript

RESX Pulse	Action		
Shorter than 5us	Reset Rejected		
Longer than 10us	Reset		
Between 5us and 10us	Reset starts		

- During the Resetting period, the display will be blanked (The display enters the blanking sequence, which
 maximum time is 120 ms, when Reset Starts in the Sleep Out mode. The display remains the blank state in the
 Sleep In mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection can also be applied during a valid reset pulse, as shown below:




Figure 127: Positive Noise Pulse during Reset Low

- 5. When Reset applied during Sleep In Mode.
- When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 25 of 41
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



7. CTP Specification

7.1 Electrical Characteristics

7.1.1 Absolute Maximum Rating

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	VDD	2.66	3.47	V	-
Operating temperature	T _{OP}	-20	+70	6	
Storage temperature	T _{ST}	-30	+80	°°°	-

7.1.2 DC Electrical Characteristics (Ta=25°C)

ltem	Min.	Тур.	Max.	Unit	Note
Normal mode operating current		8	14.5	mA	
Green mode operating current	9	3.3		mA	
Sleep mode operating current	70	I	120	uA	
Doze mode operating current		0.78		mA	
Digital Input low voltage/VIL	-0.3	1	0.25*VDD	V	
Digital Input high voltage/VIH	0.75*VDD	1	VDD+0.3	V	
Digital Output low voltage/VOL			0.15*VDD	V	
Digital Output high voltage/VOH	0.85*VDD			V	

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 26 of 41
	常备库存	长期供货	支持小量	品 种 齐 全

R 备 库 仔 Stock For Sale 长期供货 Long Time supply

NO MOQ


7.1.3 AC Characteristics

(Ambient temperature:25°C, AVDD=2.8V, VDDIO=1.8V)

Parameter	Min	Тур	Max	Unit
OSC oscillation frequency	59	60	61	MHZ
I/O output rise time,low to high	-	14	. 0	ns
I/O output rfall time,high to low	-	14		ns

7.2 I2C Timing

GT911 provides a standard I2C interface for SCL and SDA to communicate with the host. GT911 always serves as slave device in the system with all communication being initialized by the host. It is strongly recommended that transmission rate be kept at or below 400Kbps. The I2C timing is shown below:



Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 27 of 41
	常备库存	长期供货	支持小量	品种齐全

Stock For Sale

Long Time supply

NO MOQ

In Full Range



Test condition 1: 1.8V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor

Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	-	us
SCL high period	thi	0.6	-	us
SCL setup time for Start condition	t _{st1}	0.6	-	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t _{hd1}	0.6	-	us
SDA setup time	t _{st2}	0.1	-	us
SDA hold time	t _{hd2}	0	-	us

Test condition 2: 3.3V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor


Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	-	us
SCL high period	t _{hi}	0.6	-	us
SCL setup time for Start condition	t _{st1}	0.6	-	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t _{hd1}	0.6	-	us
SDA setup time	t _{st2}	0.1	-	us
SDA hold time	t _{hd2}	0	-	us

GT911 supports two I2C slave addresses: 0xBA/0xBB and 0x28/0x29. The host can select the address by changing the status of Reset and INT pins during the power-on initialization phase. See the diagram below for configuration methods and timings:


Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 28 of 41
	W b	14 100 00 26	1 11 H	

常备库存 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ


Power-on Timing:



Timing for host resetting GT911:




Timing for setting slave address to 0x28/0x29:



Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 29 of 41
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range

Timing for setting slave address to 0xBA/0xBB:



a) Data Transmission

(For example: device address is 0xBA/0xBB)

Communication is always initiated by the host. Valid Start condition is signaled by pulling SDA line from "high" to "low" when SCL line is "high". Data flow or address is transmitted after the Start condition.

All slave devices connected to I²C bus should detect the 8-bit address issued after Start condition and send the correct ACK. After receiving matching address, GT911 acknowledges by configuring SDA line as output port and pulling SDA line low during the ninth SCL cycle. When receiving unmatched address, namely, not 0XBA or 0XBB, GT911 will stay in an idle state.

For data bytes on SDA, each of 9 serial bits will be sent on nine SCL cycles. Each data byte consists of 8 valid data bits and one ACK or NACK bit sent by the recipient. The data transmission is valid when SCL line is "high".

When communication is completed, the host will issue the STOP condition. Stop condition implies the transition of SDA line from "low" to "high" when SCL line is "high".

b) Writing Data to GT911

(For example: device address is 0xBA/0xBB)



Timing for Write Operation

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 30 of 41
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



The diagram above displays the timing sequence of the host writing data onto GT911. First, the host issues a Start condition. Then, the host sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where writing starts) and the 8-bit data bytes (to be written onto the register).

The location of the register address pointer will automatically add 1 after every Write Operation. Therefore, when the host needs to perform Write Operations on a group of registers of continuous addresses, it is able to write continuously. The Write Operation is terminated when the host issues the Stop condition.

c) Reading Data from GT911

(For example: device address is 0xBA/0xBB)



Timing for Read Operation

The diagram above is the timing sequence of the host reading data from GT911. First, the host issues a Start condition and sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where reading starts) to the slave device. Then the host sets register addresses which need to be read.

Also after receiving ACK, the host issues the Start condition once again and sends 0XBB (Read Operation). After receiving ACK, the host starts to read data.

GT911 also supports continuous Read Operation and, by default, reads data continuously. Whenever receiving a byte of data, the host sends an ACK signal indicating successful reception. After receiving the last byte of data, the host sends a NACK signal followed by a STOP condition which terminates communication.

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 31 of 41
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



8. LCD Module Out-Going Quality Level

8.1 VISUAL & FUNCTION INSPECTION STANDARD

8.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5°C


Humidity: 65%±10%RH

Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm





Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C Cover (Zone A+Zone B) which can not be seen after assembly by customer .)

Zone D: IC Bonding Area

Note:As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

Zone C

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 32 of 41
	常备库存	长期供货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



8.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class $\,$ II AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display, TP: Touch Panel, LCM: Liquid Crystal Module

No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. 4) TP no function Missing component	Major
3	Missing Outline dimension	Missing component Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	
5	Spot Line defect	Light dot , Dim spot , Polarizer Bubble ; Polarizer accidented spot.	Minor
6	Soldering appearance	Good soldering , Peeling off is not allowed.	
7	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 33 of 41
	常备库存	长期供货	支持小量	品种齐全

常备库仔 Stock For Sale

Long Time supply

NO MOQ




8.1.4 Criteria (Visual)

Number	Items		Criteria(mm)	
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of ITO,	(1) The edge of LCD broken	X	Y	>
T: Height of LCD		≤3.0mm	<pre><inner border="" i="" pre="" seal<="" the=""></inner></pre>	ine of ≤T
	(2)LCD corner broken	X ≤3.0mr	Y m ≤L	Z ≤T
509	(3) LCD crack		Crack Not allowed	d

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 34 of 41
	常备库存	长期供货	支持小量	品 种 齐 全





Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 35 of 41
	常备库存	长 期 供 货	支持小量	品种齐全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



	Line defect	Width(mm)	Length(m m)	Acce	eptable Q	ety C		
	(LCD/TP	Ф≤0.05	Ignore	Ignore				
3.0	/Polarizer backlight black/white line,	0.05 <w≤0.06< td=""><td>L≤4.0</td><td>N≤3</td><td></td><td>Ignore</td></w≤0.06<>	L≤4.0	N≤3		Ignore		
	scratch, stain)	0.07 <w≤0.08< td=""><td>L≤3.0</td><td>N≤2</td><td></td><td></td></w≤0.08<>	L≤3.0	N≤2				
		0.08 <w< td=""><td colspan="6">0.08<w as="" defect<="" define="" spot="" td=""></w></td></w<>	0.08 <w as="" defect<="" define="" spot="" td=""></w>					
4.0	Electronic Comp	Not allow missing parts, solderless connection, cold solder joint, mis						
	onents SMT	match, The positive and negative polarity opposite						
5.0	Display color& B	 Color: Measuring the color coordinates, The measurement standard according to the datasheet or samples. Brightness: Measuring the brightness of White screen, The measurement standard. 						
	J • • • • • • • • • • • • • • • • • • •	urement standard according to the datasheet or Samples.						

		CTP Cover	0: +()	Acceptable Qty					
	OTD.	sensor accidented black/white spot	Size Φ(mm)	Α	В		С		
	CTP Related		Ф≤0.1	lgı	nore				
6.0			0.15<Φ≤0.25	4 (distanc	e ≧ 10mm)	- 19	gnore		
			0.25<Φ≤0.35	3					
	\mathcal{O}		Ф>0.4		1				
10									
							Width(mm)	Ignore(Acce
			widii(iiiii)	mm)	Α	В	С		
		CTP Cover	Ф≤0.05	Ignore	Ignore				
	scratch	scratch	0.05 <w≤0.06< td=""><td>L≤4.0</td><td colspan="2">N≤3</td><td></td></w≤0.06<>	L≤4.0	N≤3				
			0.07 <w≤0.08< td=""><td>L≤3.0</td><td></td><td>N≤2</td><td></td></w≤0.08<>	L≤3.0		N≤2			
			0.08 <w< td=""><td>De</td><td colspan="3">efine as spot defect</td></w<>	De	efine as spot defect				

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 36 of 41	
	常备库存	长期供货	支持小量	品种齐全	

常备库存 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ



	CTP Cover Pinhole/ Lack of ink	Zone Size (mm) Φ≤0.2 0.2<Φ≤0.3 0.3<Φ≤0.4 Φ>0.4		Cceptable Qty C Ignore stance ≥ 10mm) 3 0
	CTP Bonding bubble/ accidented spot	Size Φ(mm) Φ≤0.1 0.15<Φ≤0.2 0.2<Φ≤0.25 Φ>0.25	A	ceptable Qty B gnore ance ≥ 10mm) 2 0
	Assembly deflection TP cover broken X: length Y: width Z: height	beyond the edge of X Y X≤0.5mm Y≤0.5mm Circuitry broken is	Z Z <cover td="" thicknes<=""><td>am Y</td></cover>	am Y
50007	TP cover broken X: length Y: width Z: height	X Y X≤0.3mm Y≤0.3mm * Circuitry broken is	Z Z <lcd s<="" td="" thicknes=""><td>Z</td></lcd>	Z

Criteria (functional items)

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 37 of 41
	常备库存	长期供货	支持小量	品种齐全

吊备库仔 Stock For Sale Long Time supply

又行小里 NO MOQ



Number	Items	Criteria (mm)	
1	No display	Not allowed	
2	Missing segment	Not allowed	
3	Short	Not allowed	
4	Backlight no lighting	Not allowed	
5	TP no function	Not allowed	
	1 2 3 4	1 No display 2 Missing segment 3 Short 4 Backlight no lighting	1 No display Not allowed 2 Missing segment Not allowed 3 Short Not allowed 4 Backlight no lighting Not allowed

9900). 200%

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 38 of 41
	业 & 庄 <i>士</i>	17 HH /II. 4E		口女文

常备库存 Stock For Sale 长期供货 Long Time supply 支持小量 NO MOQ



9. Reliability Test Result

9.1 Condition

ltem	Condition	Sample Size	Test Result	Note
Low Temperature	-20°C, 96HR	3ea_	pass	_
Operating Life test	20 0,001111)	
Thermal Humidity	70℃90%RH, 96HR	200	nace	
Operating Life test	70 C90 %RH, 90HR	3ea	pass	-
Temperature Cycle ON/OFF	-20°C ↔ 70°C, ON/OFF, 20CYC	3ea	pass	(1)
test	-20 C 470 C, ON/OTT, 20010	JCa	разз	(1)
High Temperature	80℃, 96HR	3ea	pass	_
Storage test	000, 341	JCa	puoo	
Low Temperature	-30°C, 96HR	3ea	pass	_
Storage test	00 c, 301 II C	Jea	разз	
ESD test	150pF, 330Ω, ±6KV(Contact)/± 8KV(Air), 5 points/panel, 10 times/point	3ea	pass	
Thermal Shock Resistance	The sample should be allowed to stand the following 5 cycles of operation: TSTL for 30 minutes -> normal temperature for 5 minutes -> TSTH for 30 minutes -> normal temperature for 5 minutes, as one cycle, then taking it out and drying it at normal temperature, and allowing it stand for 24 hours	3ea	pass	
Box Drop Test	1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)	1box	pass	-

Note (1) ON Time over 10 seconds, OFF Time under 10 seconds

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 39 of 41
	常备库存	长期供货	支持小量	品种齐全

吊备库仔 Stock For Sale 长期供员 Long Time supply 支持小量 NO MOQ

面骨介室 In Full Range



10. Cautions and Handling Precautions

10.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

10.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 ℃ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 40 of 41
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



11. Packing

----TBD-----

50901.

Part. No	KD050HDFIA020-C020C	REV	V1.0	Page 41 of 41
	告 夕 庆 方	上 詽 出 化	古特小县	旦 劫 文 今

常备库存 Stock For Sale 长期供货 Long Time supply

NO MOQ