

SPECIFICATION FOR LCM+CTP Module

MODULE No:	KD050HDFIA020-06-C020E
CUSTOMER:	

STARTEK	INITIAL	DATE
PREPARED BY	100,700	
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 1 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



Revision History

Date	Rev. No.	Page	Summary
2022.03.30	V1.0	ALL	FIRST ISSUE
			`
			0. 1.
		10	
		7	
			37

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 2 of 43
	常 备 库 存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



Contents

1. Block	Diagram			7
2. Outlin	ne dimension		•••••	8
3. Input	terminal Pin Assignme	ent		g
3.1 TI	FT			g
3.2 C	TP			1C
4. LCD	Optical Characteristics			11
4.1 O	ptical specification		•••••	11
5. TFT	Electrical Characteristic	cs		12
5.1 Al	bsolute Maximum Rating ((Ta=25 VSS=0V)		14
5.2 D	C Electrical Characteristics	S		14
5.3 LE	ED Backlight Characteristic	cs		15
6. MIPI	Interface Characteristic	CS		17
6.1 H	igh Speed Mode - Clock	Channel Timing		17
6.2 H	igh Speed Mode – Data (Clock Channel Timing		18
6.3 H	igh Speed Mode - Rising	and Fall Timings		19
6.4 Lo	ow Speed Mode – Bus Tu	ırn Around	<u></u>	20
6.5 D	ata Lanes from Low Powe	er Mode to High Speed	Mode	21
6.6 D	ata Lanes from High Pow	er Mode to High Speed	Mode	22
6.7 D	SI Clock Burst – High Sp	eed Mode to/from Low F	Power Mod	le23
6.8 Ti	ming for DSI video mode.		<u>,</u>	24 26
6.9 R	eset input timing	<u> </u>		26
7. CTP	Specification	A	Y	27
7.1 El	lectrical Characteristics			27
7.	1.1 Absolute Maximum Ra	iting		27
				27
7.2 I	2C Timing			28
8. LCD	Module Out-Going Qu	ality Level		33
8.1 V	ISUAL & FUNCTION INSF	PECTION STANDARD		33
8.	1.1 Inspection conditions			33
8.	1.3 Sampling Plan		••••	34
8.	1.4 Criteria (Visual)			35
				41
	•			42
Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 3 of 43



10.1 Handling and Operating the Module	42
10.2 Storage and Transportation	
Packing	4



Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 4 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale

Long Time supply

NO MOQ



* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorpho us silicon TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 5.0'TFT-LCD contains 720x1280 pixels, and can displ ay up to 65K/262K/16.7M colors.

* Features

General Information	Specification	Unit	Note	
Items	Main Panel	Offic	Note	
Display area(AA)	62.10(H)*110.40(V) (5.0inch)	mm	-	
Driver element	TFT active matrix	-	-	
Display colors	65K/262K/16.7M	colors	-	
Number of pixels	720(RGB)*1280	dots	-	
TFT Pixel arrangement	RGB vertical stripe	-	-	
Pixel pitch	0.08625(H)*0.08625(V)	mm	-	
Viewing angle	ALL	o'clock	-	
TFT Controller IC	ILI9881C	-	-	
Display mode	Transmissive/Normally Black		-	
LCM Interface	4 Lane MIPI	- O x		
Operating temperature	-20~+70	C	-	
Storage temperature	-30~+80	$^{\circ}$	-	
Module bonding technology	Use Tape bonding between LCM and CTP	-		

* CTP Features

General Information Items	Specification Main Panel	Unit	Note
Resolution	720(H)*1280(V)	-	
Structure	G+G	-	
Controller IC	GT911	-	
Interface	I2C	-	
Slave Adress	0x5D(7bit) or 0x14(7bit)	-	Note1
Touch mode	Five points	-	-
Logic level	3.3	V	

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 5 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range

Long Time supply NO MOO



* Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
Module size	Horizontal(H)		67.56		mm	-
	Vertical(V)		122.35		mm	-
	Depth(D)		4.03		mm	-
Weight			TBD		g	-




Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 6 of 43
	堂 冬 庞 右		支持小量	

Stock For Sale

Long Time supply

NO MOQ


1. Block Diagram



Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 7 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOO	In Full Range



2. Outline dimension



Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 8 of 43	
	常备库存	长期供货	支持小量	品 种 齐 全	
	Stock For Sale	Long Time supply	NO MOO	In Full Range	



3. Input terminal Pin Assignment

3.1 TFT

NO.	SYMBOL	DISCRIPTION	I/O
1	NC		
2	LEDK	Cathode pin of backlight.	Р
3	NC		
4	LEDA	Anode pin of backlight.	Р
5	NC		
6	GND	Ground.	Р
7	MIPI_D0N	MIDLDSI differential data pair (Data lane 0)	I
8	MIPI_D0P	- MIPI DSI differential data pair. (Data lane 0)	I
9	GND	Ground.	Р
10	MIPI_D1N	- MIPI DSI differential data pair. (Data lane 1)	I
11	MIPI_D1P	0, 0	I
12	GND	Ground.	Р
13	MIPI_CLN	MIDLDSI differential alask pair	I
14	MIPI_CLP	- MIPI DSI differential clock pair.	I
15	GND	Ground.	Р
16	MIPI_D2N	- MIPI DSI differential data pair. (Data lane 2)	I
17	MIPI_D2P	Leave it open or fix to GND level when not in use.	I
18	GND	Ground.	Р
19	MIPI_D3N	- MIPI DSI differential data pair. (Data lane 3)	ı
20	MIPI_D3P	Leave it open or fix to GND level when not in use.	I
21	GND	Ground.	Р
22	GND	Ground.	Р
23	NC		
24	GND	Ground.	Р

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 9 of 43
	常 备 库 存		支持小量	

Stock For Sale

Long Time supply

NO MOQ



25	TE	- Tearing effect output pin.		
20	1 -	Leave the pin open when not in use.	O	
		- The external reset input		
26	RESET	Initializes the chip with a low input. Be sure to execute a power-on r	ı	
		eset after supplying power.		
27 IOVCC	IOVCC	- Power supply for internal logic regulator. Connect to an external power	Р	
21	10000	supply of 1.65V to 3.3V	Г	
28	VCI	- Power supply for analog circuits. Connect to an external power supply of	P	
20	VCI	2.5V to 3.3V	Г	
29	GND	Ground.	Р	
30	GND	Ground.	Р	

3.2 CTP

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	Р
2	NC		
3	VDD	Supply voltage.	Р
4	SCL	I2C clock input.	I
5	SDA	I2C data input and output	I/O
6	INT	External interrupt to the host.	I
7	RST	External Reset, Low is active.	I
8	GND	Ground.	Р

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 10 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale

Long Time supply

NO MOQ



4. LCD Optical Characteristics

4.1 Optical specification

Optiodropo			•		_			
Item		Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast R	Ratio	CR	Θ=0	640	800			(1)(2)
	Rising		Normal viewing					
Response time	Falling	T _{R+} T _F	angle		20	25	msec	(1)(3)
Color Gar	mut	S(%)		65	70		%	
	140	W _X			0.316			(1)(4)
	White	W _Y			0.336			CF
		Rx			0.631			glass
Color Filter	Red	R _Y		0.04	0.339			
Chromacicity		G _X		-0.04	0.320	+0.04		
	Green	G _Y			0.607	,		
		B _X			0.151			
	Blue	B _Y		C	0.045			
		ΘL			80			(1)(4)
	Hor.	ΘR		<u> </u>	80			
Viewing angle		ΘU	CR>10		80			
	Ver.	ΘD		1	. 80			
Option View D	Option View Direction		ALL	.0'				

^{*}The data comes from the LCD specification.

Measuring Condition

Measuring surrounding : dark room Ambient temperature : 25±2_°C


15min. warm-up time.

Measuring Equipment

FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 11 of 43	
	常备库存	长期供货	支持小量	品 种 齐 全	
	Stock For Sale	Long Time supply	NO MOO	In Full Range	

Note (1): Definition of Viewing Angle:




Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

CR = -

Luminance with all pixels white

Luminance with all pixels black


Note (3): Response Time



Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 12 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



Note (4): Definition of optical measurement setup



Ted Colfin Colfi

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 13 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale Long Time supply N

NO MOQ



5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	VCI	-0.3	6.5	V	Note1
Digital interface supple Voltage	IOVCC	-0.3	3.3	V	
Operating temperature	T _{OP}	-20	+70	℃	
Storage temperature	T _{ST}	-30	+80	°C	

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VCI	2.5	3.3	6.0	V	
Digital interface supple Voltage	IOVCC	1).65	1.8	3.3	V	
Normal mode Current	IDD) 4	40 -	80	mA	
I aval input valtage	Viн	0.7lovcc		IOVCC	V	
Level input voltage	Vir	GND		0.3 10000	V	
Level output voltage	V _{OH}	IOVCC-			V	
	V _{OL}	GND		GND+0.4	V	

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 14 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Calo	Long Time supply	NO MOO	In Full Pango

Stock For Sale

Long Time supply

NO MOO




5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 12 chips White LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	I _F	30	40		mA	
Forward Voltage	V _F	-	19.2		V	
LCM Luminance	L _V	380	420		cd/m2	Note3
LED life time	Hr	50000			Hour	Note1,2
Uniformity	AVg	80			%	Note3

Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25±3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at $Ta=25^{\circ}$ C and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.



Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 15 of 43
	常备库存	长期供货	支持小量	品 种 齐 全


Stock For Sale

Long Time supply

NO MOQ



NOTE 3: Luminance Uniformity of these 9 points is defined as below:



Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$

Luminance Total Luminance of 9 points
9

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 16 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale

Long Time supply

NO MOQ



6. MIPI Interface Characteristics

6.1 High Speed Mode - Clock Channel Timing




Figure 118: DSI Clock Channel Timing

Table 38: DSI Clock Channel Timing

Signal	Symbol	Parameter	Min	Max	Unit
CLKP/N	2xUI _{INST}	Double UI instantaneous	4	25	ns
CLKP/N	UI _{INSTA} , UI _{INSTB} (Note 1)	UI instantaneous Half	2 (Note 2)	12.5	ns

Notes:

- 1. UI = UIINSTA = UIINSTB
- 2. Define the minimum value of 24 UI per Pixel, see Table 39.

Table 39: Limited Clock Channel Speed

Data type	Two Lanes speed	Three Lanes speed	Four Lanes speed
Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel	566 Mbps	433 Mbps	366 Mbps
Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel	637 Mbps	487 Mbps	412 Mbps
Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps
Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps
ICOLONIA.	•		

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 17 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



6.2 High Speed Mode - Data Clock Channel Timing




Figure 119: DSI Data to Clock Channel Timings

Table 40: DSI Data to Clock Channel Timings

Signal	Symbol	Parameter	Min	Max			
D-D(N)014	t _{DS}	Data to Clock Setup time	0.15xUI	75-27			
DnP/N, n=0 and 1	t _{DH}	Clock to Data Hold Time	0.15xUI	794			
COLUMN TO DELLA TIME 5. TOXOT							

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 18 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



6.3 High Speed Mode - Rising and Fall Timings




Figure 120: Rising and Falling Timings on Clock and Data Channels

Table 41: Rise and Fall Timings on Clock and Data Channels

		0	Spe	cificat	ion
Parameter	Symbol	Condition	Min	Тур	Max
Differential Rise Time for Clock	t _{DRTCLK}	CLKP/N	150 ps	0	0.3UI (Note)
Differential Rise Time for Data	t _{DRTDATA}	DnP/N n=0 and 1	150 ps	K	0.3UI (Note)
Differential Fall Time for Clock	t _{DFTCLK}	CLKP/N	150 ps	,1	0.3UI (Note)
Differential Fall Time for Data	t _{DFTDATA}	DnP/N n=0 and 1	150 ps	5	0.3UI (Note)

Note: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-Phy standard.

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 19 of 43
	常 备 库 存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



6.4 Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the MCU to the Display Module (ILI9881C) are illustrated for reference purposes below.




Figure 121: BTA from the MCU to the Display Module

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the Display Module (ILI9881C) to the MCU are illustrated for reference purposes below.




Figure 122: BTA from the Display Module to the MCU

Table 42: Low Power State Period Timings - A

Signal	Symbol	Description	Min	Max	Unit
D0P/N	T _{LPXM}	Length of LP-00, LP-01, LP-10 or LP-11 periods MCU → Display Module (ILI9881C)		75	ns
D0P/N	T _{LPXD}	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module (ILI9881C) → MCU		75	ns
D0P/N	T _{TA-SURED}	Time-out before the Display Module (ILI9881C) starts driving	T _{LPXD}	2xT _{LPXD}	ns

Table 43: Low Power State Period Timings - B

Signal	Symbol	Description	Time	Unit
D0P/N	T _{TA-GETD}	Time to drive LP-00 by Display Module (ILI9881C)	5xT _{LPXD}	ns
D0P/N	T _{TA-GOD}	Time to drive LP-00 after turnaround request - MCU	4xT _{LPXD}	ns

Part. No	KD050HDFIA020-06-C020E	REV V1.0		Page 20 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



6.5 Data Lanes from Low Power Mode to High Speed Mode




Figure 123: Data Lanes - Low Power Mode to High Speed Mode Timings

Table 44: Data Lanes - Low Power Mode to High Speed Mode Timings

Signal	Symbol	Description Min	Max	Unit
DnP/N, n = 0 and 1	T _{LPX}	Length of any Low Power State Period 50		ns
DnP/N, n = 0 and 1	T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS Transmission 40+4xUI	85+6xUI	ns
DnP/N, n = 0 and 1	T _{HS-TERM-EN}	Time to enable Data Lane Receiver line termination measured from when Dn crosses VILMAX	35+4xUI	ns
		30) region		

Part. No	KD050HDFIA020-06-C020E	A020-06-C020E REV		Page 21 of 43
常备库存		长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



6.6 Data Lanes from High Power Mode to High Speed Mode




Figure 124: Data Lanes - High Speed Mode to Low Power Mode Timings

Table 45: Data Lanes - High Speed Mode to Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	T _{HS-SKIP}	Time-Out at Display Module (ILI9881C) to ignore transition period of EoT	40	55+4xUI	ns
OnP/N, n = 0 and 1	T _{HS-EXIT}	Time to driver LP-11 after HS burst	100	14	ns
		cg(0) cg/cg/cg/cg/cg/cg/cg/cg/cg/cg/cg/cg/cg/c			

Part. No	KD050HDFIA020-06-C020E	REV		Page 22 of 43
	常备库存	长期供货	支持小量	品种齐全
Stock For Sale		Long Time supply	NO MOQ	In Full Range



6.7 DSI Clock Burst - High Speed Mode to/from Low Power Mode




Figure 125: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Table 46: Clock Lanes - High Speed Mode to/from Low Power Mode Timings


Signal	Symbol	Description	Min	Max	Unit
CLKP/N Tolk-post Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode		60+52xUJ	-	ns	
CLKP/N	T _{CLK-TRAIL}	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	100	ns
CLKP/N	T _{HS-EXIT}	Time to drive LP-11 after HS burst	100	128	ns
CLKP/N	T _{CLK-PREPARE}	Time to drive LP-00 to prepare for HS transmission	38	95	ns
CLKP/N	T _{CLK-TERM-EN}	Time-out at Clock Lane to enable HS termination	12	38	ns
CLKP/N	T _{CLK-PREPARE} + T _{CLK-ZERO}	Minimum lead HS-0 drive period before starting Clock	300	(1)	ns
CLKP/N	T _{CLK-PRE}	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8xUI	7.	ns
	^	COLUMN.			

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 23 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



6.8 Timing for DSI video mode

6.8.1 Vertical Timings



Item	Symbol	Condition	Min	Тур	Max.	Unit
Vertical low pulse width	VS		2	(4)	Note(1)	Line
Vertical front porch	VFP		2	(10)	<u>~</u>	Line
Vertical back porch	VBP		6	(20)	Note(1)	Line
Vertical blanking period	VBK	VS+VBP+VFP	o	(34)		Line
Vertical active area	-	VDISP	^	1280		Line
Vertical Refresh rate	VRR	7	-0	60		HZ

Note: (1) The VS and VBP pulse width are related to GIP start pulse and GIP clock pulse timing. The GIP start pulse and GIP clock pulse must be set at corresponding position for LCD normal display.

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 24 of 43
	常备库存	长期供货	支持小量	品 种 齐 全


Stock For Sale

Long Time supply

NO MOQ



6.8.2 Horizontal Timings



Item	Symbol	Condition	Min	Тур	Max.	Unit
HS low pulse width	HS		6	(6)	78	DCK
Horizontal front porch	HFP		5	(10)	78	DCK
Horizontal back porch	HBP		5	(20)	78	DCK
Horizontal blanking period	НВК	HS+HBP+HFP		(36)	88	DCK
Horizontal active area	-	HDISP) <u>-</u>	720	,	DCK
	NA ANA			•		

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 25 of 43
	堂 各 库 右	长 期 供 货	支持小量	

Stock For Sale

Long Time supply

NO MOQ



6.9 Reset input timing




Figure 126: Reset Timing

Table 47: Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
	tRW	Reset pulse duration	10		uS
RESX tRT	ADT Donat const.			5 (note 1,5)	mS
	IRI	Reset cancel		120 (note 1,6,7)	mS

Notes:

- The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 48.

Table 48: Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

- During the Resetting period, the display will be blanked (The display enters the blanking sequence, which
 maximum time is 120 ms, when Reset Starts in the Sleep Out mode. The display remains the blank state in the
 Sleep In mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection can also be applied during a valid reset pulse, as shown below:




Figure 127: Positive Noise Pulse during Reset Low

- 5. When Reset applied during Sleep In Mode.
- When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 26 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



7. CTP Specification

7.1 Electrical Characteristics

7.1.1 Absolute Maximum Rating

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	VDD	2.66	3.47	V	
Operating temperature	T _{OP}	-20	+70	°C	
Storage temperature	T _{ST}	-30	+80	°C	

7.1.2 DC Electrical Characteristics (Ta=25°C)

(Ambient temperature:25℃, AVDD=2.8V, VDDIO=1.8V or VDDIO=AVDD)

Item	Min.	Тур.	Max.	Unit	Note
Normal mode operating current		8	14.5	mA	
Green mode operating current	-	3.3	·	mA	
Sleep mode operating current	70	3 -	120	uA	
Doze mode operating current		0.78		mA	
Digital Input low voltage/VIL	-0.3		0.25*VDD	V	
Digital Input high voltage/VIH 🔏	0.75*VDD		VDD+0.3	V	
Digital Output low voltage/VOL			0.15*VDD	V	
Digital Output high voltage/VOH	0.85*VDD			V	

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 27 of 43
	常备库存	长期供货	支持小量	品种齐全

Stock For Sale Long Time supply

NO MOQ




7.1.3 AC Characteristics

(Ambient temperature:25°C, AVDD=2.8V, VDDIO=1.8V)

Parameter	Min	Тур	Max	Unit
OSC oscillation frequency	59	60	61	MHZ
I/O output rise time,low to high	-	14	-	ns
I/O output rfall time,high to low	-	14	-	ns

7.2 I2C Timing

GT911 provides a standard I2C interface for SCL and SDA to communicate with the host. GT911 always serves as slave device in the system with all communication being initialized by the host. It is strongly recommended that transmission rate be kept at or below 400Kbps. The I2C timing is shown below:



Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 28 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale

Long Time supply

NO MOQ



Test condition 1: 1.8V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor


Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3		us
SCL high period	thi	0.6	, 1 5 4	us
SCL setup time for Start condition	t _{st1}	0.6	6 2 68	us
SCL setup time for Stop condition	t _{st3}	0.6	1200	us
SCL hold time for Start condition	t _{hd1}	0.6		us
SDA setup time	t _{st2}	0.1	1-0	us
SDA hold time	t _{hd2}	0	-	us

Test condition 2: 3.3V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor

Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	J. .	us
SCL high period	t _{hi}	0.6	-	us
SCL setup time for Start condition	t _{st1}	0.6	220	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t _{hd1}	0.6	-	us
SDA setup time	t _{st2}	0.1	n + n	us
SDA hold time	t _{hd2}	0	-	us


GT911 supports two I2C slave addresses: 0xBA/0xBB and 0x28/0x29. The host can select the address by changing the status of Reset and INT pins during the power-on initialization phase. See the diagram below for configuration methods and timings:

Power-on Timing:




Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 29 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range


Timing for host resetting GT911:



Timing for setting slave address to 0x28/0x29:



Timing for setting slave address to 0xBA/0xBB:



Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 30 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



a) Data Transmission

(For example: device address is 0xBA/0xBB)

Communication is always initiated by the host. Valid Start condition is signaled by pulling SDA line from "high" to "low" when SCL line is "high". Data flow or address is transmitted after the Start condition.

All slave devices connected to I²C bus should detect the 8-bit address issued after Start condition and send the correct ACK. After receiving matching address, GT911 acknowledges by configuring SDA line as output port and pulling SDA line low during the ninth SCL cycle. When receiving unmatched address, namely, not 0XBA or 0XBB, GT911 will stay in an idle state.

For data bytes on SDA, each of 9 serial bits will be sent on nine SCL cycles. Each data byte consists of 8 valid data bits and one ACK or NACK bit sent by the recipient. The data transmission is valid when SCL line is "high".

When communication is completed, the host will issue the STOP condition. Stop condition implies the transition of SDA line from "low" to "high" when SCL line is "high".

b) Writing Data to GT911

(For example: device address is 0xBA/0xBB)



Timing for Write Operation

The diagram above displays the timing sequence of the host writing data onto GT911. First, the host issues a Start condition. Then, the host sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where writing starts) and the 8-bit data bytes (to be written onto the register).

The location of the register address pointer will automatically add 1 after every Write Operation. Therefore, when the host needs to perform Write Operations on a group of registers of continuous addresses, it is able to write continuously. The Write Operation is terminated when the host issues the Stop condition.

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 31 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



c) Reading Data from GT911

(For example: device address is 0xBA/0xBB)



Timing for Read Operation

The diagram above is the timing sequence of the host reading data from GT911. First, the host issues a Start condition and sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where reading starts) to the slave device. Then the host sets register addresses which need to be read.

Also after receiving ACK, the host issues the Start condition once again and sends 0XBB (Read Operation). After receiving ACK, the host starts to read data.

GT911 also supports continuous Read Operation and, by default, reads data continuously. Whenever receiving a byte of data, the host sends an ACK signal indicating successful reception. After receiving the last byte of data, the host sends a NACK signal followed by a STOP condition which terminates communication.

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 32 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale

Long Time supply

NO MOQ



8. LCD Module Out-Going Quality Level

8.1 VISUAL & FUNCTION INSPECTION STANDARD

8.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5°C

65%±10%RH Humidity:

Viewing Angle: Normal viewing Angle.


Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance: 30-50cm









Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C Cover (Zone A+Zone B) which can not be seen after assembly by customer .)

Zone D: IC Bonding Area

Note: As a general rule , visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 33 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



8.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class $\, \, \mathrm{II} \,$ AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , LCM: Liquid Crystal Module, CTP: Capacitive Touch Panel

No	Items to be inspected	Criteria	Classification of defect s
1	Functional defects	 No display, Open or miss line Display abnormally, Short Backlight no lighting, abnormal lighting. etc 	Major
2	Missing	Missing components and etc	Wajor
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed, deformation and etc	
4	Color tone	Color unevenness, refer to limited sample) * .
5	Spot/Line defect	Light dot,Dim spot,(Note1) Polarizer Air Bubble, Polarizer accidented spot and etc	Minor
6	Soldering appearance	Good soldering , Peeling off is not allowed and etc	
7	LCD/Polarizer/CTP	Black/White spot/line, scratch, crack, etc.	

Note1: a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.

b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 34 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOO	In Full Range




8.1.4 Criteria (Visual)

Number	Items	Criteria(mm)				
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of IT	(1) The edge of LCD broken					
		X Y Z				
O, T: Height of LCD		≤3.0mm				
	(2)LCD corner broken	X Y Z ≤3.0mm ≤L ≤T				
	(3) LCD crack	Crack Not allowed				

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 35 of 43	
	常备库存	长期供货	支持小量	品 种 齐 全	
	Stock For Sale	Long Time supply	NO MOO	In Full Range	





 $\Phi = (X+Y)/2$

(s) light dot (black/white spot, pinhole, stain, etc.)

Zone	Acceptable Qty					
Size (mm)	Α	В	С			
Ф≤0.15	Ignore					
0.15<Φ≤0.25	3(distance ≧ 10mm)					
0.25<Φ≤0.4	2(distance ≧ 10mm)	Ignore				
Ф>0.4	0					

② Dim spot (light leakage、dent、dark spot, etc)

7	Acceptable Qty					
Zone	_		_			
Size (mm)	A	В	С			
Ф≤0.15	Ignore					
0.15<Φ≤0.25	3(distance≧10mm) Ignore					
0.25<Φ≤0.4	2(distance≧10mm)] .9				
Ф>0.4	0					

③ Polarizer accidented spot

Zone	Acceptable Qty			
Size (mm)	В	С		
Ф≤0.2	Ignore			
0.2<Φ≤0.5	2(distance≧10mm)	Ignore		
Ф>0.5	0			

4 Polarizer Bubble

Zone	Acceptable Qty			
Size (mm)	Α	В	С	
Ф≤0.2	lgn			
0.2<Φ≤0.4	2(distance≧10mm)		Ignore	
Ф>0.4	(

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 36 of 43
	常备库存	长期供货	支持小量	品种齐全

Stock For Sale Long Time supply

NO MOQ



		milen bestimorise	1BCIII (CBCCI	00.,2
3.0	LCD Pixel defect	Pixel had points		


Item	Zone A	Acceptable Qt		
	Random	N≤2		
Bright dot	2 dots adjacent	N≤0		
	3 dots adjacent	N≤0		
	Random	N≤3		
Dark dot	Dark dot 2 dots adjacent			
	3 dots adjacent	N≤0		
Distance	 Minimum Distance Between Bright dots. Minimum Distance Between dark dots Minimum Distance Between dark and bright dot. 	5mm		
Total bright	and dark dot	N≤4		

Note:

- A) Bright dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.
- B) Dark dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.
- C) 2 dot adjacent = 1 pair = 2 dots Picture:



2 dot adjacent



2 dot adjacent (vertical)

2 dot adjacent (slant)

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 37 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale Long Time supply

NO MOQ



	Line defect (LCD						
	/Polarizer backlight bl	\\/idth/mm\	Length(m	Acce	Acceptable Qty		
	ack/white line, scratc	Width(mm)	m)	Α	В	С	
	h, stain)	Ф≤0.05	Ignore	Ignore			
4.0		0.05 <w≤0.06< td=""><td>L≤5.0</td><td>N≤3</td><td></td><td>Ignore</td></w≤0.06<>	L≤5.0	N≤3		Ignore	
	W: width, L∶ length	0.06 <w≤0.08< td=""><td>L≤4.0</td><td>N≤2</td><td></td><td></td></w≤0.08<>	L≤4.0	N≤2			
N : Count		W>0.08		Define as spo	t defect		
5.0	Electronic Compone nts SMT.	Not allow missing parts, solderless connection, cold solder joint, mis match, The positive and negative polarity opposite					
6.0	Display color& Brigh tness.	 Color: Measuring the color coordinates, The measurement standar d according to the datasheet or samples. Brightness: Measuring the brightness of White screen, The measu rement standard according to the datasheet or Samples. 					
7.0	LCD Mura/Waving/	Not visible through 5% ND filter in 50% gray or judge by limit sample if necessary.					
	Hot spot						

	CTP Related	CTP Cover	Size Φ(mm)	Α	cceptable Qty	у
		sensor ac	Size (P(IIIII)	Α	В	С
		cidented	Ф≤0.15	lgn	ore	
8.0		black/white	0.15<Φ≤0.25	4 / 1: 1	> 40	Ignore
0.0		spot	0.25<Φ≤0.35	2 / distance	> 10,,,,,,,	
			Ф>0.35	()	

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 38 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale

Long Time supply

NO MOQ



)	Ignore	Acce	eptable	Qty
CTP Cover	Width(mm)	(mm)	Α	В	С
	Ф≤0.05	Ignore		Ignore	
scratch	0.05 <w≤0.06< td=""><td>L≤4.0</td><td></td><td>N≤3</td><td></td></w≤0.06<>	L≤4.0		N≤3	
Solution	0.06 <w≤0.08< td=""><td>L≤3.0</td><td></td><td>N≤2</td><td></td></w≤0.08<>	L≤3.0		N≤2	
	0.08 <w< td=""><td>Defi</td><td>ne as spo</td><td>ot defe</td><td>ct</td></w<>	Defi	ne as spo	ot defe	ct
	Zone		Acceptal	ble Qty	
CTP Cover	Size (mm)		С	;	
Pinhole/ L	Ф≤0.2		Igno	ore	
ack of ink	0.2<Φ≤0.3	4	l(distance	≧10mr	n)
	0.3<Φ≤0.4	2	2(distance		n)
	Ф>0.4		0		
CTP Bondi ng bubble/ accidented spot	Size Φ(mm) Φ≤0.1 0.1<Φ≤0.2 0.2<Φ≤0.3 Φ>0.3	A	Ignore	B	
Assembly deflection	beyond the edge of	f backlight ≤	0.2mm		
CTP cover broken X: length	X Y X≤0.5mm Y≤0.5mm	Z Z <cover hickness<="" t="" td=""><td>X Z</td><td></td><td>Y</td></cover>	X Z		Y
Y: width	* Circuitry broken i	s not allowe			
Z : height	d.				

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 39 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale

长期供货 Long Time supply 支持小量 NO MOQ



CTP cover	X	Υ	Z	XX.
broken	X≤0.3mm	Y≤0.3mm	Z <cover< td=""><td>Z</td></cover<>	Z
X : length	χ=0.0ππ	1=0.011111	thickness	89
3	* Circuitry	broken is	not allowe	
Y : width	d.			
Z : height				

Criteria (functional items)

Number 1 2 3 4 5	Items No display Missing segment Short Backlight no lighting CTP no function	Criteria (mm) Not allowed Not allowed Not allowed Not allowed Not allowed

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 40 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale Long Time supply

NO MOQ



9. Reliability Test Result

Item	Condition	Inspection after test	
High Temperature Operating	70°C,96H		
Low Temperature Operating	-20°C, 96HR		
High Temperature Storage	80°C, 96HR	Inspection after 2~4hours	
Low Temperature Storage	-30°C, 96HR	storage at room temperature, the	
High Temperature & High		sample shall be free from	
Humidity Operating	+60°C, 90% RH ,96 hours. Humidity Operating		
Thermal Shock (Non-	-30°C,30 min ↔ +80°C,30 min,	1.Air bubble in the LCD;	
operation)	Change time:5min 20CYC.	2.Non-display; 3.Missing segments/line;	
ESD test	C=150pF, R=330,5points/panel Air:±8KV, 5times; Contact:±6KV, 5 times;	4.Glass crack;	
Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of	5.Current IDD is twice higher than initial value.	
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)		

Remark:

- 1. The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance > $10M\Omega$) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
- 6. The color fading mura of polarizing filter should not care.

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 41 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



10. Cautions and Handling Precautions

10.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

10.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 ℃ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 42 of 43
	常备库存	长期供货	支持小量	品 种 齐 全
	Stock For Sale	Long Time supply	NO MOQ	In Full Range



11. Packing

----TBD-----



Part. No	KD050HDFIA020-06-C020E	REV	V1.0	Page 43 of 43
	常备库存	长期供货	支持小量	品 种 齐 全

Stock For Sale

Long Time supply

NO MOQ