ser2par.v mynotes.v

```
timescale 1ns / 1ps
001: `timescale 1ns / 1ns
002:
003: module ser2par (
                                                           module ser2par (
004:
         input clk,
                                                               input clk,
005:
         input rst n,
                                                               input rst n,
006:
         input din,
                                                               input din,
007:
         output [7:0] dout.
                                                               output reg [7:0] dout, #2
008:
         output vldout);
                                                               output reg vldout
                                                                                        #2
009:
                                                           );
010:
         reg [7:0] data out;
                                                               reg [2:0] count; #6
                                                               always @(posedge clk or negedge rst_n) begin
011:
         assign dout = data out;
012:
         req valid data:
                                                                   if (!rst n) begin
         assign vldout = valid data;
013:
                                                                       dout <= 0;
014:
         integer count = 0;
                                                                        vldout <= 1'b0;
015:
                                                                        count \leq 0;
016:
         always @(posedge clk) begin
                                                                   end else begin
              if (!rst_n) begin
                                                                       dout <= {dout[6:0], din};</pre>
017:
018:
                data out <= 0;
                                                                        count <= count + 1;</pre>
                valid data <= 1'b0;</pre>
019:
                                                                        vldout <= (count == 7):</pre>
020:
                count = 0;
                                                                   end
021:
              end
                                                               end
022:
              else begin
                                                           endmodule
023:
                  count +=1; #7
024:
                  if (count == 8) begin
025:
                      count = 0:
                      data_out <= {data_out[6:0], din};</pre>
026:
                      valid data \leq 1'b\overline{1};
027:
                                                                  #3. most places use async reset in always (negedge rst n)
028:
                                                                  #4. if(aaa == 1'b1) is equal to if (aaa)
                  end
029:
                  else if(valid data == 1) begin #4
                                                                  #5. integer count = 0;
                                                                                             <<< works only in FPGA.</pre>
                                                                  #6. reg[2:0] automatically wraps to zero.
030:
                      valid data <= 0;</pre>
                      data \overline{out} \ll \{7'b0, din\};
                                                                  #7. in flops, must use "<=", "=' not synthesizable
031:
                                                                 #8. my personal pref: end else if () begin in the same line
032:
                  end
033:
                  else begin
034:
                     data out <= {data out[6:0], din};</pre>
035:
                  end
036:
              end
037:
         end
038: endmodule
#1. No need to use FPGA style --> where output cannot be not internal signal.
#2. output is fine to be req
```