```
001: `timescale 1ns / 1ns
002:
                                                                                    `timescale 1ns / 1ps
003: module parity(
004:
         input clk,
                                                                                    module parity(
005:
         input rst_n,
                                                                                         input clk,
006:
         input [31:0] din,
                                                                                         input rst n,
         output reg [31:0] dout,
                                                                                         input [31:0] din,
007:
                                                                                         output reg [31:0] dout,
008:
         output [3:0] parity
009: );
                                                                                         output reg [3:0] parity
010: //Assumption taken, even parity
                                                                                    );
011:
012:
                                                                                    wire p0 = ^din[7:0];
013: wire [7:0] Q0 = din[7:0];
                                                                                    wire p1 = ^din[15:8];
014: wire [7:0] 01 = din[15:8];
                                                                                    wire p2 = ^din[23:16];
015: wire [7:0] Q2 = din[23:16];
                                                                                    wire p3 = ^din[31:24];
016: wire [7:0] Q3 = din[31:24];
017: reg[2:0] onesQ0;
018: reg[2:0] onesQ1;
                                                                                    always @(posedge clk or negedge rst n) begin
019: reg[2:0] ones02;
                                                                                      if (!rst n) begin
020: reg[2:0] ones03;
                                                                                         dout \leq 0;
021:
                                                                                         parity <= 0;
022: assign parity[0] = onesQ0[0];
                                                                                      end else begin
023: assign parity[1] = onesQ1[0];
                                                                                         dout <= din;</pre>
024: assign parity[2] = onesQ2[0];
                                                                                         parity <= \{p3, p2, p1, p0\};
025: assign parity[3] = onesQ3[0];
                                                                                      end
026:
                                                                                    end
027:
028: always @(posedge clk or negedge rst_n) begin
                                                                                    endmodule
029: if (!rst n) begin
030:
         dout \leq 0;
         onesQ0 = 3'b0;
031:
         onesQ1 = 3'b0;
032:
033:
         ones02 = 3'b0;
034:
         onesQ3 = 3'b0;
035:
       end
036:
       else begin
037:
         dout <= din;
038:
         onesQ0 \leq Q0[7] + Q0[6] + Q0[5] + Q0[4] + Q0[3] + Q0[2] + Q0[1] + Q0[0];
         onesQ1 \leq Q1[7] + Q1[6] + Q1[5] + Q1[4] + Q1[3] + Q1[2] + Q1[1] + Q1[0];
039:
040:
         ones02 \leq 02[7] + 02[6] + 02[5] + 02[4] + 02[3] + 02[2] + 02[1] + 02[0];
041:
         ones03 \leq 03[7] + 03[6] + 03[5] + 03[4] + 03[3] + 03[2] + 03[1] + 03[0];
042:
043: end
044: end
045:
046: endmodule
Your version is good, just a bit long.
tb.v: dont do includes. Includes are bad as a rule. Includes can be used for shared across the board parameters and functions.
```

iverilog -o tb.vvp -g2012 tb.v parity.v

myversion.v

parity.v

for simulation invoke: