

ser2par.v

```
001: `timescale 1ns / 1ns
002:
003: module ser2par (
004:     input clk,
005:     input rst_n,
006:     input din,
007:     output [7:0] dout,
008:     output vldout);
009:
010:     reg [7:0] data_out;
011:     assign dout = data_out;
012:     reg valid_data;
013:     assign vldout = valid_data;
014:     integer count = 0;
015:
016:     always @(posedge clk) begin
017:         if (!rst_n) begin
018:             data_out <= 0;
019:             valid_data <= 1'b0;
020:             count = 0; #7
021:         end
022:         else begin
023:             count +=1; #7
024:             if (count == 8) begin
025:                 count = 0;
026:                 data_out <= {data_out[6:0], din};
027:                 valid_data <= 1'b1;
028:             end
029:             else if(valid_data == 1) begin #4
030:                 valid_data <= 0;
031:                 data_out <= {7'b0, din};
032:             end
033:             else begin
034:                 data_out <= {data_out[6:0], din};
035:             end
036:         end
037:     end
038: endmodule
```

mynotes.v

```
`timescale 1ns / 1ps

module ser2par (
    input clk,
    input rst_n,
    input din,
    output reg [7:0] dout, #2
    output reg vldout #2
);
    reg [2:0] count; #6
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            dout <= 0;
            vldout <= 1'b0;
            count <= 0;
        end else begin
            dout <= {dout[6:0], din};
            count <= count + 1;
            vldout <= (count == 7);
        end
    end
endmodule
```

- #3. most places use async reset in always (negedge rst_n)
- #4. if(aaa == 1'b1) is equal to if (aaa)
- #5. integer count = 0; <<< works only in FPGA.
- #6. reg[2:0] automatically wraps to zero.
- #7. in flops, must use "<=", "=" not synthesizable
- #8. my personal pref: end else if () begin in the same line

#1. No need to use FPGA style --> where output cannot be not internal signal.

#2. output is fine to be reg