
נחלק ל8 מקרים של mux\_2x1 ונוודא שקיבלנו ב- console ובגרפים (waveforms) את התוצאה הרצויה עבור

i_a	i_b	i_sel	o_res
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


## :mux\_2x1 הקוד עבור קובץ




כעת נציג צילומי מסך של ה-testbench ונציג את תוצאות הסימולציה ואת הגרפים עבור 8 המקרים. ניתן לראות שעבור כל המקרים קיבלנו תוצאה רצויה בconsole עבור o\_res, והגרפים מתקבלים כמצופה.

```
- -
        🤰 build.cud 👂 mux_2x1.v 🔊 mux_tb.sv 🛭
           1⊖ module mux_tb;
              logic i a;
              logic i b;
              logic i sel;
           6 logic o_res;
           8 mux 2x1 mux 2x1(.i_a (i_a), .i_b (i_b), .o_res(o_res), .i_sel (i_sel));
          10⊖ initial begin
        11 i_a = 0; i_b = 0; i_sel = 0;
          13 $display("o_res=",o_res);
          14 $finish();
          15 end
          16
              endmodule
                                                                                                                                    🧾 Problems 🧶 Name Spaces and Identifiers 📮 Console 🕱 🧔 Tasks
        <terminated> Test [Program] /usr/bin/make
        o res=0
        $finish called from file "mux_tb.sv", line 14.
$finish at simulation time 10
                       VCS Simulation Report
        Time: 10
        CPU Time: 0.380 seco
Sun Jun 2 12:38:32 2024
                            0.380 seconds;
                                                         Data structure size: 0.0Mb
                                                                                                 ∮ - □
                                                                                                                *Src1:mux_tb(/project/advvlsi/users/orshaul/ws/ex_vlsi_1/mux_tb.sv)
                               Hierarchy 🗏
                                                                                        Module
                                                                                                                       1 module mux_tb;
                                                                                                                       2 3 logic i_a; 4 logic i_b; 5 logic i_se; 6 logic o_res
mux_tb
     mux_2x1
                                                                          mux_2x1
                                                                                                                          logic i_sel;
logic o_res;
                                                                                                                            \texttt{mux} \_ 2 \texttt{x1} \texttt{ mux} \_ 2 \texttt{x1} \texttt{ (i\_a)} \texttt{ (i\_a)}, \texttt{ .i\_b} \texttt{ (i\_b)}, \texttt{ .o\_res} \texttt{ (o\_res)}, \texttt{ .i\_sel} \texttt{ (i\_sel)}); 
                                                                                                                          initial begin
                                                                                                                          i_a = 0; i_b = 0; i_sel = 0;
#10;
                                                                                                                      11
                                                                                                                          $display("o_res=",o_res);
                                                                                                                      14 $finish();
15 end
                                                                                                                          endmodule
Instance Declaration
\underline{\underline{F}} ile \quad \underline{\underline{S}} ignal \quad \underline{\underline{V}} iew \quad \underline{\underline{W}} aveform \quad \underline{\underline{A}} nalog \quad \underline{\underline{T}} ools \quad \underline{\underline{W}} indow
🗁 🗗 🤼 🖒 🔓
                                                                                          x 1s 🚇 📵 💖 By: 🗗 ▼ 🚺 🕨 🚳 Go to: G1
                               | 0
                                                                    △ ▼ 0
  Ver 🔯 i_a
  Ver 🎉 i_b
```


```
mux_2x1.v
build.cud
                         1⊖ module mux_tb;
    logic i a;
    logic i_b;
    logic i sel;
  6 logic o_res;
    mux_2x1 mux_2x1(.i_a (i_a), .i_b (i_b), .o_res(o_res), .i_sel (i_sel));
 10⊖ initial begin
all i_a = 0; i_b = 0; i_sel = 1;
 12 #10;
 13 $display("o_res=",o_res);
 14 $finish();
 15 end
 17 endmodule
                                                                                 🧗 Problems 🍃 Name Spaces and Identifiers 📮 Console 🕱 🔊 Tasks
<terminated> Test [Program] /usr/bin/make
o_res=0
$finish called from file "mux_tb.sv", line 14.
$finish at simulation time
          VCS Simulation Report
Time: 10
             0.400 seconds;
CPU Time: 0.400 seco
Sun Jun 2 12:43:14 2024
                                Data structure size: 0.0Mb
```



```
build.cud mux_2x1.v
                          1⊖ module mux_tb;
 3 logic i_a;
  4 logic i_b;
 5 logic i sel;
 6 logic o res;
 8 mux_2x1 mux_2x1(.i_a (i_a), .i_b (i_b), .o_res(o_res), .i_sel (i_sel));
 10⊖ initial begin
11 i_a = 0; i_b = 1; i_sel = 0;
 12 #10;
 13 $display("o_res=",o_res);
 14 $finish();
 15 end
16
 17 endmodule
18
🧝 Problems 🍃 Name Spaces and Identifiers 📮 Console 🛭 🧔 Tasks
<terminated> Test [Program] /usr/bin/make
o res=0
$\overline{finish called from file "mux_tb.sv", line 14.
$finish at simulation time
          VCS Simulation Report
CPU Time:
              0.330 seconds;
                                 Data structure size:
Sun Jun 2 12:51:39 2024
```



```
build.cud
           mux_2x1.v
                        ₩ mux_tb.sv 🛭
  1⊖ module mux tb;
    logic i_a;
    logic i b;
    logic i sel;
 6 logic o res;
 8 mux_2x1 mux_2x1(.i_a (i_a), .i_b (i_b), .o_res(o_res), .i_sel (i_sel));
 10⊖ initial begin
🛂 11 i_a = 0; i_b = 1; i_sel = 1;
 12 #10;
 13 $display("o_res=",o_res);
 14 $finish();
 15 end
 16
 17 endmodule
🧖 Problems 🍃 Name Spaces and Identifiers 📮 Console 🛭 🧔 Tasks
                                                                                    <terminated> Test [Program] /usr/bin/make
o_res=1
$finish called from file "mux_tb.sv", line 14.
$finish at simulation time
                                         10
          VCS Simulation Report
Time: 10
CPU Time:
             0.340 seconds;
                                Data structure size: 0.0Mb
Sun Jun 2 12:56:47 2024
```



```
₩ mux_tb.sv 🛭
          1⊖ module mux tb;
           logic i_a;
         4 logic i b;
         5 logic i sel;
         6 logic o res;
         8 mux_2x1 mux_2x1(.i_a (i_a), .i_b (i_b), .o_res(o_res), .i_sel (i_sel));
        10⊖ initial begin
       all i_a = 1; i_b = 0; i_sel = 0;
        13 $display("o_res=",o_res);
        14 $finish();
        15 end
        16
        17 endmodule
        18
                                                                                                                  🧖 Problems 🍃 Name Spaces and Identifiers 📮 Console 🛭 🙇 Tasks
      <terminated> Test [Program] /usr/bin/make
      o res=1
       $finish called from file "mux_tb.sv", line 14.
      $finish at simulation time
                                                           10
                   VCS Simulation Report
       Time: 10
       CPU Time:
                        0.400 seconds;
                                                 Data structure size: 0.0Mb
       Sun Jun 2 13:00:04 2024
                                                                              *Src1:mux_tb(/project/advvlsi/users/orshaul/ws/ex_vlsi_1/mux_tb.sv)
Instance
                                                                       Module
                                                                                                1 module mux_tb;
                         Hierarchy
 M mux_tb
                                                                                                  logic i_a;
    mux_2x1
                                                           mux_2x1
                                                                                                  logic i_b;
                                                                                                  logic i_sel;
                                                                                                  logic o_res;
                                                                                                   mux_2x1 mux_2x1(.i_a (i_a), .i_b (i_b), .o_res(o_res), .i_sel (i_sel));
                                                                                                  initial begin
                                                                                               11 i_a = 1; i_b = 0; i_sel = 0; 12 #10;
                                                                                                  $display("o_res=",o_res);
                                                                                               14
15
                                                                                                  $finish();
                                                                                                  end
                                                                                                  endmodule
Instance Declaration
*<nWave:2>/project/advvlsi/users/orshaul/ws/ex_vlsi_1/novas.fsdb
\underline{\textbf{F}} \text{ile} \quad \underline{\textbf{S}} \text{ignal} \quad \underline{\textbf{V}} \text{iew} \quad \underline{\textbf{W}} \text{aveform} \quad \underline{\textbf{A}} \text{nalog} \quad \underline{\textbf{T}} \text{ools} \quad \textbf{W} \underline{\textbf{Indow}}
△ ▼ 0 x 1s 🚇 🚇 😘 By: ք ▼ 🚺 🕨 🚳 Go to: G1
                                         ₾ 0
 Ver 🔯 i_a
  Ver 🛭 i b
 🖭 👰 i_sel
```

```
1⊖ module mux tb;
             3 logic i_a;
             4 logic i_b;
             5 logic i sel;
             6 logic o_res;
             8 mux 2x1 mux 2x1(.i a (i a), .i b (i b), .o res(o res), .i sel (i sel));
            10⊖ initial begin
           1 i_a = 1; i_b = 0; i_sel = 1;
            12 #10;
            13 $display("o_res=",o_res);
            14 $finish();
            15 end
            16
            17 endmodule
            18
           🧗 Problems 🍃 Name Spaces and Identifiers 📮 Console 🕱 🧔 Tasks
                                                                                                                           <terminated> Test [Program] /usr/bin/make
           o res=0
           $finish called from file "mux_tb.sv", line 14.
           $finish at simulation time
                        VCS Simulation Report
           Time: 10
           CPU Time:
                             0.370 seconds;
                                                      Data structure size: 0.0Mb
           Sun Jun 2 13:02:39 2024
                                                                             *Src1:mux_tb(/project/advvlsi/users/orshaul/ws/ex_vlsi_1/mux_tb.sv)
                                                                      Module
                         Hierarchy
                                                                                              1 module mux tb;
mux_tb
                                                                                                logic i_a;
    🛅 mux_2x1
                                                          mux_2x1
                                                                                              4 logic i_b;
5 logic i_sel;
6 logic o_res;
                                                                                                \label{eq:mux_2x1_mux_2x1} \\ \text{mux}_2 \\ \text{x1} \\ \text{(.i_a (i_a), .i_b (i_b), .o_res(o_res), .i_sel (i_sel));} \\
                                                                                             10 initial begin
                                                                                            11 i_a = 1; i_b = 0; i_sel = 1; 12 #10;
                                                                                             13 $display("o_res=",o_res);
                                                                                             14 $finish();
                                                                                             16
                                                                                                endmodule
Instance Declaration
                                                                                        51
\underline{\underline{F}} ile \quad \underline{\underline{S}} ignal \quad \underline{\underline{V}} iew \quad \underline{\underline{W}} aveform \quad \underline{\underline{A}} nalog \quad \underline{\underline{T}} ools \quad \underline{\underline{W}} \underline{i} ndow
                                                                      △▼0
  Ver Ø i_a
  <u>™ Ø i_b</u>
   i_sel
```

```
1⊖ module mux tb;
                  3 logic i_a;
                  4 logic i_b;
                 5 logic i_sel;
                 6 logic o res;
                 8 mux 2x1 mux 2x1(.i_a (i_a), .i_b (i_b), .o_res(o_res), .i_sel (i_sel));
                10⊖ initial begin
                all i_a = 1; i_b = 1; i_sel = 0;
                12 #10:
                 13 $display("o_res=",o_res);
                14 $finish();
                15 end
                16
                17 endmodule
                18
                                                                                                                          🧖 Problems 🧶 Name Spaces and Identifiers 📮 Console 🛭 🥭 Tasks
               <terminated> Test [Program] /usr/bin/make
               o res=1
               $finish called from file "mux_tb.sv", line 14.
               $finish at simulation time
                            VCS Simulation Report
               Time: 10
               CPU Time:
                                 0.330 seconds;
                                                         Data structure size: 0.0Mb
               Sun Jun 2 13:05:22 2024
                                                                           *Src1:mux_tb(/project/advvlsi/users/orshaul/ws/ex_vlsi_1/mux_tb.sv)
Instance
                                                                                            1 module mux tb;
                        Hierarchy
 mux_tb
                                                                                            2
3 logic i_a;
4 logic i_b;
5 logic i_sel;
6 logic o_res;
7
8 mux_2x1 mux_9
    mux_2x1
                                                                                              10 initial begin
                                                                                           11 i_a = 1; i_b = 1; i_sel = 0; 12 #10;
                                                                                           13 $display("o_res=",o_res);
                                                                                           14 $finish();
                                                                                           15
                                                                                           17 endmodule
Instance Declaration
                                                                                      SI.
\underline{\underline{F}} ile \quad \underline{\underline{S}} ignal \quad \underline{\underline{V}} iew \quad \underline{\underline{W}} aveform \quad \underline{\underline{A}} nalog \quad \underline{\underline{T}} ools \quad \underline{\underline{W}} indow
😑 🗗 🥱 🐰 🖟 👩
                                                                     d 0
                                                     △▼0
  Ver 🔯 i_a
  Ver 🎉 i_b
```

build.cud

```
build.cud mux_2x1.v
                         ₩ mux_tb.sv 🛭
  1⊖ module mux tb;
 3 logic i a;
 4 logic i b;
 5 logic i sel;
 6 logic o res;
 8 mux 2x1 mux 2x1(.i a (i a), .i b (i b), .o res(o res), .i sel (i sel));
 10⊖ initial begin
1 i_a = 1; i_b = 1; i_sel = 1;
 12 #10;
 13 $display("o_res=",o_res);
 14 $finish();
15 end
 16
 17 endmodule
 18
🧗 Problems 🍃 Name Spaces and Identifiers 📮 Console 🕱 🧔 Tasks
                                                                                  <terminated> Test [Program] /usr/bin/make
o res=1
$finish called from file "mux_tb.sv", line 14.
$finish at simulation time
                                        10
         VCS Simulation Report
Time: 10
CPU Time:
             0.340 seconds;
                                Data structure size: 0.0Mb
Sun Jun 2 13:09:22 2024
```

