

//	**INPUT Ports**	MUX	
-	vco_clk[0] 0b000 (0)	MOX	**OUTPUT Ports**
	vco_clk[1] 0b001 (1)	vco_clk_sel - 1bit(s)	
>	rx_io_clk[0] 0b100 (4)	rx_fclkio_sel - 1bit(s)	fast clk
>	rx_io_clk[1] 0b110 (6)	rxclk_phase_sel - 1bit(s)	143 1_0111

OUTPUT Ports
fast_clk