



INPUT Ports
vco_clk[1:0]
rx_io_clk[1:0]



INPUT Ports	MUX	**OUTPUT Ports**
vco_clk[0] 0b000 (0)		
vco_clk[1] 0b001 (1)	vco_clk_sel - 1bit(s)	fast_clk
rx_io_clk[0] 0b100 (4)	rx_fclkio_sel - 1bit(s)	
rx_io_clk[1] 0b110 (6)	rxclk_phase_sel - 1bit(s)	



OUTPUT Ports
fast_clk