```
/* Default Reset Vector adress */
#define DEFAULT RSTVEC
                             0×1000
static void riscv any cpu init(Object *obj)
{
    CPURISCVState *env = &RISCV_CPU(obj)->env;
    set misa(env, RVXLEN | RVI | RVM | RVA | RVF | RVD | RVC | RVU);
    set priv_version(env, PRIV_VERSION_1_11_0);
    set resetvec(env, DEFAULT_RSTVEC);
 static void riscv cpu reset(CPUState *cs)
 {
     RISCVCPU *cpu = RISCV_CPU(cs);
     RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cpu);
     CPURISCVState *env = &cpu->env;
     mcc->parent_reset(cs);
 #ifndef CONFIG USER ONLY
     env->priv = PRV M;
     env->mstatus &= ~(MSTATUS MIE | MSTATUS MPRV);
     env->mcause = 0;
     env->pc = env->resetvec;
 #endif
     cs->exception index = EXCP NONE;
     env->load res = -1;
     set default nan mode( val: 1, &env->fp status);
_}}
```