Virtual bus should be allowed as a subcomponent in a memory implementation #2784

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Closed

lwrage opened this issue Apr 8, 2022 · 1 comment · Fixed by #2828

Assignees

Labels

category:enhancement core meta-model

Milestone

Contributor

lwrage commented Apr 8, 2022

Virtual bus subcomponents are currently not allowed in memory implementations, but they should be allowed.

This implements saeaadl/aadlv2.2#46

lwrage added category:enhancement core meta-model labels

lwrage self-assigned this

lwrage added this to the 2.12.0 milestone

Contributor Author

lwrage commented Aug 1, 2022 •

edited

Loading

update meta model
update grammar
regenerate all code
test

lwrage added a commit that referenced this issue


          Add text for #2784

24ffb37

lwrage mentioned this issue

2784 vbus in memory #2828

Merged

joeseibel closed this as completed in #2828

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment