Virtual bus should be allowed as a subcomponent in a memory implementation

[lwrage]

Virtual bus subcomponents are currently not allowed in memory implementations, but they should be allowed.

This implements saeaadl/aadlv2.2#46

[lwrage]

• update meta model
• update grammar
• regenerate all code
• test