IC Design LAB Report

學號:B08502141 姓名:石旻翰 系級:電機三

1 Area/Time/Power Report:

```
3 Report : timing
       -path full
-delay max
           -max_paths 1
 7 Design : alu
 8 Version: R-2020.09-SP5
11
12 Operating Conditions: WCCOM Library: fsa0m_a_generic_core_ss1p62v125c
13 Wire Load Model Mode: enclosed
14
    15
16
17
18
     Path Group: clk_p_i
19
     Path Type: max
20
21
     Des/Clust/Port Wire Load Model Library
22
23
                       G200K fsa0m_a_generic_core_tt1p8v25c
0 enG5K fsa0m_a_generic_core_tt1p8v25c
24
     alu_DW_mult_uns_0 enG5K
25
26
27
28
    clock clk_p_i (rise edge)
clock network delay (ideal)
reg_data_a_reg[0]/CK (QDFFRBN)
29
                                                                   0.50
                                                                               0.50
30
31
                                                                  0.00
    reg_uata_a_reg[v]/CK (QDFFRBN)
reg_data_a_reg[0]/Q (QDFFRBN)
mult_41/a[0] (alu_DW_mult_uns_0)
mult_41/U165/0 (INV1S)
mult_41/U140/0 (INV1S)
mult_41/U141/0 (INV1S)
mult_41/U179/0 (NR2)
mult_41/U179/0 (SR2)
                                                                               1.03 r
                                                                   0.53
32
                                                                              1.03 r
33
                                                                   0.00
                                                                               1.23 f
34
                                                                   0.21
35
                                                                   0.11
                                                                              1.35 r
36
                                                                   0.30
                                                                              1.65 f
37
                                                                   0.24
                                                                               1.89 r
    mult_41/U53/S (FA1S)
mult_41/U52/S (FA1S)
                                                                              2.30 f
38
                                                                   0.42
39
                                                                   0.39
                                                                              2.70 f
    mult_41/U12/CO (FA1S)
mult_41/U11/CO (FA1S)
40
                                                                   0.42
                                                                               3.12 f
41
                                                                   0.40
                                                                               3.52 f
42
     mult_41/U10/CO (FA1S)
                                                                   0.40
                                                                               3.92 f
43
     mult_41/U9/C0 (FA1S)
                                                                   0.40
                                                                               4.31 f
    mult_41/U8/C0 (FA1S)
mult_41/U7/C0 (FA1S)
44
                                                                   0.40
                                                                               4.71 f
45
                                                                   0.40
                                                                               5.11 f
    mult_41/U6/C0 (FA1S)
mult_41/U5/C0 (FA1S)
46
                                                                   0.40
                                                                               5.51 f
47
                                                                   0.40
                                                                               5.91 f
48
     mult_41/U4/C0 (FA1S)
                                                                   0.40
                                                                               6.31 f
49
     mult_41/U3/C0 (FA1S)
                                                                   0.40
     mult_41/U2/S (FA1S)
                                                                   0.53
                                                                               7.24 r
51
     mult_41/product[14] (alu_DW_mult_uns_0)
                                                                               7.24 r
     U203/0 (A0I22S)
                                                                   0.12
                                                                              7.36 f
53
     U202/0 (ND3)
     ALU_d2_r_reg[14]/D (QDFFRBT)
                                                                   0.00
55
     data arrival time
56
57
     clock clk_p_i (rise edge)
                                                                 10.00
     clock network delay (ideal)
                                                                  0.50
59
     clock uncertainty
     ALU_d2_r_reg[14]/CK (QDFFRBT)
     library setup time
61
62
     data required time
                     ....
63
64
     data required time
65
     data arrival time
             .....
66
67
     slack (MET)
68
```

```
3 Report : area
 4 Design : alu
5 Version: R-2020.09-SP5
 6 Date : Tue Mar 8 23:24:03 2022
 9 Library(s) Used:
10
11
       fsa0m_a_generic_core_tt1p8v25c (File: /home/raid7_2/userb08/b8502141/HW3/fsa0m_a_generic_core_tt1p8v25c.db)
13 Number of ports:
                                                        130
14 Number of nets:
15 Number of cells:
                                                        401
16 Number of cetts:
16 Number of combinational cells:
17 Number of sequential cells:
18 Number of macros/black boxes:
19 Number of buf/inv:
20 Number of references:
                                                        35
                                                         98
21
22 Combinational area:
                                             7533.892821
23 Buf/Inv area:
                                              656.207993
24 Noncombinational area:
                                             2227.982376
25 Macro/Black Box area:
26 Net Interconnect area:
                                    0.000000
undefined (Wire load has zero net area)
28 Total cell area:
                                           9761.875197
29 Total area:
                                      undefined
30 1
1 Loading db file '/home/raid7_2/userb08/b8502141/HW3/fsa0m_a_generic_core_tt1p8v25c.db'
2 Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
3 Warning: Design has unannotated primary inputs. (PWR-414)
4 Warning: Design has unannotated sequential cell outputs. (PWR-415)
 7 Report : power
 8 -analysis_effort low
9 Design : alu
 10 Version: R-2020.09-SP5
15 Library(s) Used:
 16
        fsa0m_a_generic_core_tt1p8v25c (File: /home/raid7_2/userb08/b8502141/HW3/fsa0m_a_generic_core_tt1p8v25c.db)
17
19
20 Operating Conditions: WCCOM Library: fsa0m_a_generic_core_ss1p62v125c
21 Wire Load Model Mode: enclosed
22
                    Wire Load Model
24 -----
                               G200K
                                                      fsa0m_a_generic_core_tt1p8v25c
26 alu DW01 sub 0
                                enG5K
                                                      fsa0m_a_generic_core_tt1p8v25c
fsa0m_a_generic_core_tt1p8v25c
27 alu_DW01_add_0
                                enG5K
28 alu_DW_mult_uns_0
                                enG5K
                                                      fsa0m_a_generic_core_tt1p8v25c
29
30
31 Global Operating Voltage = 1.62
32 Power-specific unit information :
33 Voltage Units = 1V
         Capacitance Units = 1.000000pf
        Time Units = 1ns
Dynamic Power Units = 1mW
35
36
                                           (derived from V,C,T units)
        Leakage Power Units = 1pW
37
39
                                                    (47%)
     Cell Internal Power = 287.5571 uW
Net Switching Power = 322.3782 uW
40
41
                                                   (53%)
 43 Total Dynamic Power = 609.9352 uW (100%)
 44
45 Cell Leakage Power = 33.7987 nW
46
47
 48
                        Internal
                                              Switching
                                                                       Leakage
                                                                                              Total
49 Power Group Power Power Power 50
                                                                                              Power ( % ) Attrs
                                                                                             0.0000 ( 0.00%)
0.0000 ( 0.00%)
0.0000 ( 0.00%)
0.0000 ( 0.00%)
0.4471 ( 73.30%)
0.0000 ( 0.00%)
0.1629 ( 26.70%)
51 io_pad
                           0.0000
                                                 0.0000
                                                                        0.0000
                                                 0.0000
52 memory
53 black_box
54 clock_network
                           0.0000
                                                                        0.0000
                           0.0000
                                                 0.0000
                                                                        0.0000
                           0.0000
                                                 0.0000
                                                                        0.0000
 55 reaister
                           0.2131
                                                 0.2340
                                                                   9.1773e+03
 56 sequential
                           0.0000
                                                                        0.0000
                                   8.8369e-02
                                                                2.4621e+04
 57 combinational 7.4493e-02
58 -----
59 Total
                                                                  3.3799e+04 pW
                           0.2876 mW
                                                 0.3224 mW
                                                                                              0.6100 mW
60 1
```

2 Discussion:

Timing: The slack in my design is positive. It's quite cool.

Power: It seems to be a very power-saved chip, and its power is consumed mostly by the registers.

Area: It does not consume a lot of area, obviously. Most on the combinational area.