

Quartus II 64-Bit - C:\Program Files\Intel\Quartus II\bin\quartusii.exe

File Edit View Project Assignments Processing Tools Help

1. Assignments

2. Settings

3. EDA Tool Settings

4. Simulation

5. ModelSim-Altera

6. Verilog HDL

7. OK

Search altera.com

Device...
Settings... Ctrl+Shift+E
TimeQuest Timing Analyzer Wizard...
Assignment Editor Ctrl+Shift+A
Pin Planner Ctrl+Shift+N
Remove Assignments...
Back-Annotate Assignments...
Import Assignments...
Export Assignments...
Assignment Groups...
LogicLock Regions Window Alt+L
Design Partitions Window Alt+D

Tasks
Flow: Compilation Customize
Task
Compile Design
Analysis & Synthesis 00:00
Fitter (Place & Route)
Assembler (Generate programming files)
TimeQuest Timing Analysis
EDA Netlist Writer
Program Device (Open Programmer)

Messages
22036 Successfully launched NativeLink
22036 For messages from NativeLink execution see the NativeLink log file C:\Users\Oscar\Documents\UFMT\2023_II\Laboratorio\Roteiros\Praticas_quartus\Lab01\lab01

Settings - lab01

Category: Device...

EDA Tool Settings

Specify the other EDA tools used with the Quartus II software to develop your project.

EDA tools:

| Tool Type | Tool Name | Format(s) | Run Tool Automatically |
|-------------------|-------------------|----------------|--|
| Design Entry/... | <None> | <None> | <input type="checkbox"/> Run this tool automatically to synthesize the design |
| Simulation | ModelSim-Altera | Verilog HDL | <input type="checkbox"/> Run gate-level simulation automatically after synthesis |
| Formal Verific... | 5 ModelSim-Altera | 6. Verilog HDL | |
| Board-Level | Timing | <None> | |
| | Symbol | <None> | |
| | Signal Integrity | <None> | |
| | Boundary Scan | <None> | |

OK Cancel Apply Help

416, 3 100% 00:00:01