

# Open-Source Heterogeneous Computing with Cluster-Coupled Accelerators: A Neural Engine Case Study

Arpan Prasad\*, Gianna Paulin\*, **Yvan Tortorella**+, Luca Bertaccini\*, Luca Benini\*+, Francesco Conti\*
\*Integrated Systems Laboratory, ETH Zürich
+Energy-Efficient Embedded Systems Laboratory, University of Bologna

{prasadar, pauling, Ibertaccini, Ibenini}@iis.ee.ethz.ch {yvan.tortorella,f.conti}@unibo.it














## PULP includes Cores+Interco+IO+HWPE → Open Platform

#### **RISC-V Cores**

RI5CY Snitch lbex Ariane + Ara 32b 32b 32b 64b

#### **Peripherals JTAG** SPI **UART 12S GPIO DMA**



#### **Platforms**



#### **Open-Source Hardware > Open-Source ISA:**

- core implementations
- system-level integration
- peripherals, accelerators

**Everything** 

**Designed in** 

System Verilog

R5

#### **Multi-cluster**

interconnect

RV RV RV

- **HERO**
- Open Piton

#### **Single Core**

**PULPissimo** 

- Mr. Wolf
- Vega

#### **Hardware Processing Elements**



Zürich

NE (DNN) NTX (ML)

FFT

RedMulE (MatMul)










## PULP Cluster = Parallel RISC-V + Shared-L1 Scratchpad

bank interleaving to maximize available bandwidth in typical parallel computing scenarios




Cluster







### **DMA** for data transfer + EU to coordination cores










## There is a (shared) instruction cache that fetches from L2













### Microcontroller System (PULPissimo) for I/O






## **How to couple HW Accerators?**






### 1. High-Bandwidth, Latency-Tolerant access to Memory






## 1. High-Bandwidth, Latency-Tolerant access to Memory






### 2. Low-Overhead SW Control + Communication






### 2. Low-Overhead SW Control + Communication






## 3. Standardized Interface → Redesign only Datapath+Ctrl





## 1+2+3 = PULP Hardware Processing Engines (HWPEs)





Open-source cluster: https://github.com/pulp-platform/pulp




## Case Study: the Neural Engine


#### Flexible weight precision Neural Engine (NE)


$$\mathbf{y}(k_{out}) = \mathbf{quant}\left(\sum_{i=0..M} \sum_{filter} \sum_{k_{in}} 2^{i} \left(\mathbf{W_{bin}}(k_{out}, k_{in}, i) \otimes \mathbf{x}(k_{in})\right)\right)$$




- many cores, each dedicated to the receptive field Zürich of 1 pixel across **OCP** out channels and **ICP** input channels
  - splitting weights in **single bitwise** contributions: flexible weight prec (2-8b), fixed activation prec (8b)
  - multiple iterations guided by SW tiling
  - realized with 1x8b multipliers + adder trees












## **NE Performance Scalability (CONV 3x3)**





Performance scalable by changing **number of cores** and **ICP** (design time) or **weight bitwidth** (at run time)





## Case Study: the Neural Engine



$$\mathbf{y}(k_{out}) = \mathbf{quant}\left(\sum_{i=0..M}\sum_{filter}\sum_{k_{in}}2^{i}\left(\mathbf{W_{bin}}(k_{out},k_{in},i)\otimes\mathbf{x}(k_{in})\right)\right)$$

1 core = receptive field of 1 output px across <u>OCP</u> (e.g.=32) channels weights broadcast between all cores inputs dispatched/multicast according to mode (3x3, 1x1, DepthWise)

N cores, 9 blocks per core each block contributes for *ICP* (e.g.=32)

# broadcast weights, scaling across all cores Weight. Scale, Bias **Output**

Input.

#### **Stationary Input Buffer**

#### Dispatching network

map input buffer to receptive fields

ap input build to rece		
Block	Block	
Qnt	Qnt	
Accum	Accum	

**Block** 

**Block** 

**Block** 

**Block** 

**Block** 

**Block** 

**Block** 

**Block** 

**Block** 

**Qnt** 

Accum

Qnt Accum

**Block** 

Block

**Block** 

**Block** 

Block

**Block** 

**Block** 

**Block** 

**Block** 

N cores




Open-source instance (ICP=16): https://github.com/pulp-platform/ne16




## Lightweight, Latency-Tolerant HWPE-Streams

**Monodirectional, minimal** (only handshake + data + optional strobe), no assumptions on content. Positional information carried by order of data packets instead of address → **meant to represent data inside accelerator** 

1. handshake happens when valid & ready = 1




- 2. data/strobe can only change 1) following a handshake,
- 2) when valid is deasserted



**3.** assertion of valid (0 to 1) cannot depend combinationally on ready




**4.** deassertion of valid (1 to 0) can only happen in the cycle after a handshake



ETHZürich




## Case Study: the Neural Engine



OSCAR 2022




## Case Study: the Neural Engine





### High-Bandwidth access: Heterogeneous Cluster Interconnect

Cores access memory through regular 32-bit ports towards **Logarithmic Interconnect** (i.e., a full crossbar)










**ETH** Zürich

### High-Bandwidth access: Heterogeneous Cluster Interconnect

HWPEs expose a unified high-bandwidth port (e.g., 256-bit or 512-bit) towards a simple **Port Reordering** block ("wide" access without self-contention)








## High-Bandwidth access: Heterogeneous Cluster Interconnect

A **Shallow Interconnect** dispatches accesses to single 32-bit memory banks and manages **conflicts** by means of rotating configurable priority (e.g., max 3 cycles of stall)










## Case study: NE area

Considering **NE** with **ICP=16**, **OCP=32**, **9 cores** 

Datapath accounts for 88% of area of full accelerator





DATAPATH



Case study: NE area


Considering NE with ICP=16, OCP=32, 9 cores

Datapath accounts for 88% of area of full accelerator

What about full HCI overhead?

Log intc + HWPE intc →

~10% of accelerator area!






HCI

10%



HW-acceleration playground: success stories









Darkside 65nm, accepted to ESSCIRC'22 + Echoes 65nm


Master student tape-outs with many HWPEs:

Transposer, FFT, Systolic Array, Depthwise Conv... (UNIBO+ETHZ)





HW-acceleration playground: success stories











Vega 22nm, ISSCC'21 with HW Conv Engine (UNIBO + ETHZ + GreenWaves) Zürich

Darkside 65nm, accepted to ESSCIRC'22 + Echoes 65nm Master student tape-outs with many HWPEs: Transposer, FFT, Systolic Array, Depthwise Conv... (UNIBO+ETHZ)


### **Not only ETHZ/UNIBO:**



GAP9 SoC (commercial) with NE16 (GreenWaves)













## Take-home message

- A set of templates, SystemVerilog IPs, and helpful tools that can be used to simplify accelerator development & usage
- Main research activities now targeted at easing <u>usage</u> of HWPEs, not only developing new ones

- HWPE home page <a href="https://hwpe-doc.readthedocs.io">https://hwpe-doc.readthedocs.io</a>
- Main PULP home page <a href="https://pulp-platform.org">https://pulp-platform.org</a>
- Not only RTL: GVSOC supports HWPEs https://github.com/pulp-platform/pulp-sdk







**HWPE Team:** Francesco Conti, Yvan Tortorella, Arpan Prasad, Luca Bertaccini, Gianna Paulin, Alessio Burrello, Luka Macan, Luca Benini And all the PULP team: Luca Benini, Alessandro Capotondi, Alessandro Ottaviano, Alessio Burrello, Alfio Di Mauro, Andrea Borghesi, Andrea Cossettini, Andreas Kurth, Angelo Garofalo, Antonio Pullini, Arpan Prasad, Bjoern Forsberg, Corrado Bonfanti, Cristian Cioflan, Daniele Palossi, Davide Rossi, Fabio Montagna, Florian Glaser, Florian Zaruba, Francesco Conti, Georg Rutishauser, Germain Haugou, Gianna Paulin, Giuseppe Tagliavini, Hanna Müller, Luca Bertaccini, Luca Valente, Luca Colagrande, Manuel Eggimann, Manuele Rusci, Marco Guermandi, Matheus Cavalcante, Matteo Perotti, Matteo Spallanzani, Michael Rogenmoser, Moritz Scherer, Moritz Schneider, Nazareno Bruschi, Nils Wistoff, Pasquale Davide Schiavone, Paul Scheffler, Philipp Mayer, Robert Balas, Samuel Riedel, Sergio Mazzola, Sergei Vostrikov, Simone Benatti, Stefan Mach, Thomas Benz, Thorir Ingolfsson, Tim Fischer, Victor Javier Kartsch Morinigo, Vlad Niculescu, Xiaying Wang, Yichao Zhang, Frank K. Gürkaynak, all our past collaborators and many more






# BACKUP SLIDES



## HWPEs are "first-class citizens" in the cluster



**Built with open-source HWPE IPs** https://hwpe-doc.readthedocs.io

**Open-source PULP cluster** https://github.com/pulp-platform/pulp

Divide et Impera design approach for HWPEs

Interface designed by composition of open-source IPs for control + memory interfaces through *HWPE-streams*  $\rightarrow$  specialized **streamers** convert from streams to mem (TCDM)



Memory access capabilities equivalent or superior to SW (misaligned access, delayed stores, high) on part or all of the memory map




## **Edge Processing**

**Sensors** 

**Signals** 

**Processing** 

**Transmission** 





**H**Zürich

100μW - 1mW

1mW - 10mW


1mW (idle) - 50mW (active)



## **Energy efficiency @ GOPS is the Challenge**

ARM Cortex-M MCUs: M0+, M4, M7 (40LP, typ, 1.1V)\*

**Energy-efficient MCU** 



**High performance MCUs** 










### Parallel & Accelerated + Near-threshold


- As VDD decreases, operating speed decreases
- However efficiency increases → more work done per Joule
- Until leakage effects start to dominate
- Put more units in parallel to get performance up and keep them busy with a parallel workload

ML is massively parallel and scales well (P/S ↑ with NN size)





## NE Power (ICP = 16)









#### **HWPE Control**

Memory-mapped, typically connected to Peripheral Interconnect or Peripheral Demux. Executes a **queue** of **jobs** (typically 2 entries).

Z	
a)	
Ť	
.9	
6	١
ã	4
æ	
7	
0	
Ħ	
Ž	
0	
( )	

trigger	starts execution on HWPE, unlocks the ctrl	
acquire	starts a job offload on HWPE,returns a job ID handle, locks the ctrl	
finished jobs	returns no. of completed jobs	
status	each byte returns status of a job in the queue (1=working, 0=idle)	
running job	returns ID of the currently running job	
soft clear	clears the HWPE	
offloader ID	each byte returns ID+1 of a job in the queue	
sw synch	triggers an implementation-specific internal HWPE event (0 to 7 depending on written data)	
Generic Registers		
Joh-Dependent Registers		

Control registers used for standard HWPE control model, common to all HWPEs

Generic registers and Jobdependent registers used for runtime parameters specific of a HW accelerator. Generics are

constant in all jobs








### **HWPE Control**

Memory-mapped, typically connected to Peripheral Interconnect or Peripheral Demux. Executes a **queue** of **jobs** (typically 2 entries).

	trigger	starts execution on HWPE, unlocks the ctrl				
	acquire	starts a job offload on HWPE,returns a job ID handle, locks the ctrl				
ers	finished jobs	returns no. of completed jobs				
<b>Control Registers</b>	status	each byte returns status of a job in the queue (1=working, 0=idle)				
trol R	running job	returns ID of the currently running job				
Con	soft clear	clears the HWPE				
	offloader ID	each byte returns ID+1 of a job in the queue				
	sw synch	triggers an implementation-specific internal HWPE event (0 to 7 depending on written data)				
	Generic Registers					
	Job-Dependent Re	egisters				







### **HWPE Control**

Memory-mapped, typically connected to Peripheral Interconnect or Peripheral Demux. Executes a **queue** of **jobs** (typically 2 entries).

S	
Ξ.	
<u>a</u>	
ŭ	
Ñ	
1	
~ ~ ~	
<b>a</b>	
7	
0	
~	
=	
2	
Õ	
Ų	

Job-Dependent Registers						
Generic Registers						
SW Sylich	on written data)					
	triggers an implementation-specific					
offloader ID	each byte returns ID+1 of a job in the queue					
soft clear	clears the HWPE					
running job	returns ID of the currently running job					
status	each byte returns status of a job in the queue (1=working, 0=idle)					
finished jobs	returns no. of completed jobs					
acquire	starts a job offload on HWPE,returns a job ID handle, locks the ctrl					
trigger	starts execution on HWPE, unlocks the ctrl					








### **HWPE Control**

Memory-mapped, typically connected to Peripheral Interconnect or Peripheral Demux. Executes a **queue** of **jobs** (typically 2 entries).

ters	
egist	
ol R	
ontr	
C	

	trigger	starts execution on HWPE, unlocks the ctrl							
	acquire	starts a job offload on HWPE,returns a job ID handle, locks the ctrl							
	finished jobs	returns no. of completed jobs							
)	status	each byte returns status of a job in the queue (1=working, 0=idle)							
	running job	returns ID of the currently running job							
	•	clears the HWPE							
	offloader ID	each byte returns ID+1 of a job in the queue							
	sw synch	triggers an implementation-specific internal HWPE event (0 to 7 depending on written data)							
	Generic Registers								
	Job-Dependent Registers								











### HWPE-Stream: a lightweight protocol for streams


**Monodirectional**, **minimal** (only handshake + data + optional strobe), no assumptions on content. Positional information carried by *order* of data packets as opposed to *address*.




Demultiplexer




Multiplexer




Fence



Splitter



Merger




FIFO queues





### **RBE: 3x3 mapping**



32 in chan

00	01	02	10	11	12	20	21	22
01	02	03	11	12	13	21	22	23
02	03	04	12	13	14	22	23	24
10	11	12	20	21	22	30	31	32
11	12	13	21	22	23	31	32	33
12	13	14	22	23	24	32	33	34
20	21	22	30	31	32	40	41	42
21	22	23	31	32	33	41	42	43
22	23	24	32	33	34	42	43	44


9x9 binconv array







### **RBE: 3x3 mapping**










### **RBE: 3x3 mapping**










### ETHzürich

### **RBE: 3x3 mapping**



32 in chan


00	01	02	10	11	12	20	21	22
01	02	03	11	12	13	21	22	23
02	03	04	12	13	14	22	23	24
10	11	12	20	21	22	30	31	32
11	12	13	21	22	23	31	32	33
12	13	14	22	23	24	32	33	34
20	21	22	30	31	32	40	41	42
21	22	23	31	32	33	41	42	43
22	23	24	32	33	34	42	43	44

9x9 binconv array





### **RBE: 3x3 mapping**



9x9 binconv array


32 out chan × M bits in 32×M cycles








### **RBE: 3x3 mapping**







### **RBE: 1x1 mapping**



32 in chair


00	01	02	03	04	05	06	07	08
00	01	02	03	04	05	06	07	08
00	01	02	03	04	05	06	07	08
00	01	02	03	04	05	06	07	08
-	ı	ı	ı	ı	ı	ı	ı	1
-	ı	ı	ı	ı	ı	ı	ı	-
-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-

9x9 binconv array













































### **RBE: 1x1 mapping**



9x9 binconv array

32 out chan in 32 cycles





### **RBE: 1x1 mapping**

32 in chan

00	01	02	10	11	12	20	21	22
01	02	03	11	12	13	21	22	23
02	03	04	12	13	14	22	23	24
10	11	12	20	21	22	30	31	32
11	12	13	21	22	23	31	32	33
12	13	14	22	23	24	32	33	34
20	21	22	30	31	32	40	41	42
21	22	23	31	32	33	41	42	43
22	23	24	32	33	34	42	43	44

accumulator ) tool









