

### DLAGen:

An Open-Source Model-to-Layout Generator for Deep Learning Accelerators

Siyuan Chen and Ken Mai

Department of Electrical and Computer Engineering, Carnegie Mellon University


Open-Source Computer Architecture Research
June 21, 2025

## **Deep Learning: Diverse Applications**


- Deep learning inference required at different scale for diverse applications
- Strict energy and area efficiency requirements
  - Deep learning accelerators (DLAs)







Waymo autonomous taxi



LLMs in datacenter




### **Current Approach: IP Reuse**

- Reuse the same DLA architecture across applications/scales
- Open-source IPs: Gemmini (Berkeley) [1], NVDLA (Nvidia) [2]
- Problem: different application + scale combinations have different requirements on
  - Compute (e.g., # MACs)
  - Memory (e.g., on-chip buffer size)
  - Precision and Accuracy

Customized architecture for each application and scale?

Design cost too high!



[1] H. Genc et al., DAC'21 [2] nvdla.org

### **DLAGen Overview**

- Automated hardware generator for deep learning accelerators
- Search for "optimal" architecture of given workload and resource constraint
- Reduce design cost by automatic generation of DLA block-level VLSI database



Need a hardware abstraction to guide **search** and **generate** stages!



## **Loop Abstraction: GEMM Kernels as Nested Loops**

GEMM-based DL kernels represented by nested loops

```
Conv2D:
for k=[0:K):
    for ox=[0:OX):
    for oy=[0:OY):
        for fy=[0:FY):
        for c=[0:C):
            for fx=[0:FX):
            O[K][OX][OY] += W[K][C][FX][FY] * I[C][IX][IY]
```

**K**: output channel, **C**: input channel, **OX/OY**: output spatial, **FX/FY**: weight spatial, **IX/IY**: input spatial (derived)



## **Loop-based Hardware Abstraction: Spatial**


#### **Algorithm**

#### 

#### **Hardware Description**

- Spatial loops
  - parallelism and spatial locality of MAC array

## **Loop-based Abstraction Example: Spatial**



```
K_S, C_S, OX_S, FX_S = 2
```

- Produce 4 partial sums in parallel
- Multi-cast of weights and inputs (spatial locality)



Melloñ

### **Loop-based Hardware Abstraction: Temporal**

#### **Algorithm**

#### 

- Spatial loops
  - parallelism and spatial locality of MAC array
- Temporal loops (ordering and tiling)
  - temporal locality of memory hierarchy

#### **Hardware Description**

```
for k t=[0:K T):
  dram.read(L1 W);
                          Output stationary
  dram.write(L1 0);

    Temporal locality of

  for oy t=[0:0Y T):
    dram.read(L1_I);
                           weights and inputs (L1)
    for ox t=[0:0X T):
      L1 0.write(RF 0);
      for fy t=[0:FY T):
        for c t=[0:C T):
          for fx t=[0:FX T):
            L1 I.read(); L1 W.read();
            parallel.for k s=[0:K S):
              parallel.for c s=[0:C S):
                parallel.for ox s=[0:0X S):
                  parallel.for fx s=[0:FX S):
                    MAC
                    RF O.write();
                                            Carnegie
```

Carnegie

Mellon University


## **Loop-based Abstraction Example: Temporal**

```
DMA
DMA
                                   L1_I
                                                                     STORE
LOAD
           K S=0, OX S=0
                                        K S=0, OX S=1
                    RF_O
                                                  RF O
L1 W
                                                                      L1 0
          K S=1, OX S=0
                                        K_S=1, OX_S=1
                    RF O
                                                  RF O
```

```
for k t=[0:K T):
  dram.read(L1 W);
  dram.write(L1 0);
  for oy t=[0:0Y T):
    dram.read(L1 I);
    for ox_t=[0:0X_T):
      L1 0.write(RF 0);
      for fy_t=[0:FY_T):
        for c_t=[0:C_T):
          for fx t=[0:FX T):
            L1_I.read(); L1_W.read();
            parallel.for k_s=[0:K_S):
              parallel.for c_s=[0:C_S):
                parallel.for ox_s=[0:0X_S):
                  parallel.for fx_s=[0:FX_S):
                    MAC
                    RF_0.write();
```


This also looks like HLS C code!

### **DLAGen Flow**




## **Design Space Exploration**

- A vector defining an individual  $\vec{l} = \{\text{spatial loops, temporal loops, SRAM shapes}\}$
- A cost function:  $f(\vec{l}) = \text{(area, utilization, energy, throughput)}$
- Genetic Algorithm explores the design space
  - Parallelizable
  - Handles black-box functions



### **HLS Generator**

- HLS generator converts loop abstraction into hierarchical HLS-synthesizable C++
- Object-oriented construction with templatized subblocks for extensibility
- Accelerator block abstracted as a directed graph:
  - Nodes: subblocks (C++ classes)
  - Edges: FIFOs (C++ arrays/structs)





### **VLSI Generator**


- VLSI generator outputs constraints for EDA tools
  - Clock frequency at PVT corners
  - SRAM macros: mapping and placement
- Hammer flow manager: automation and code reuse for process migration
- Final output is an Interface Logic Model ready for chip-level integration
- Key to DRC/LVS/timing-clean design is accurate estimation of constraints



# **Portability Across Process Nodes**







Technology	TSMC 16 nm	TSMC 28 nm	SKY130
Target FPS	ResNet-18, 50	ResNet-18, 50	ResNet-18, 50
Area	$0.94 \ mm^2$	$2.18 \ mm^2$	18.7 mm²
Frequency (TTTT corner)	500 MHz	250 MHz	100 MHz




## **Dependencies and Tooling**

- Current implementation requires access to Siemens and Cadence commercial tools
- Open-source "HLS" tools under-developed compared to commercial ones
  - e.g., no support of hierarchical design in Google XLScc

Dependency	Stage	Open?	Open Options
Zigzag	DSE	Open Source	
Catapult	HLS	Commercial	Google XLScc
Hammer VLSI	VLSI	Open Source	
Cadence DDI Suite	VLSI	Commercial	OpenROAD
TSMC, Sky130	VLSI	Mixed	




# Case Study: MVS\_GI Depth Estimation Model



Generated DLA Unconstrained (output stationary)

Technology	TSMC 16 nm		
Architecture	Unconstrained	NVDLA-like	
Area	0.94 mm²	1.00 mm <sup>2</sup>	
# MACs	1536	800	
Precision	Block FP4		
Total SRAM	496 KB	552 KB	
Supply Voltage	0.8 V	1.05 V	
Frequency	500 MHz	987 MHz	
Block Power	188 mW	864 mW	
Workload	MVS_GI		
TOPs	0.60	0.20	
TOPs/W	3.19 <b>13.9</b> x	0.23	
TOPs/mm <sup>2</sup>	0.64 3.2x	0.20	



Generated DLA NVDLA-like (weight stationary)



## **Summary and Key Takeaways**

- We demonstrate a fully automated model-to-layout accelerator generator for workloadoptimized DLA blocks
- Use DLAGen to reduce design cost and enable new architecture and design methods
  - Heterogeneous multi-core DLAs
  - Neural architecture search with hardware co-generation
- Using tools from open-source hardware community (Zigzag, Hammer)
  - Need further dev. of open-source HLS and VLSI tools to be completely open



# Thank you for your attention!

Give our tool a try if you are interested!



https://github.com/CMU-VLSI/dlagen

