


AN OPEN SOURCE FRAMEWORK FOR HIGH-LEVEL SYNTHESIS DATASET GENERATION FOR MACHINE LEARNING

Stefan Abi-Karam^{1,2}, Rishov Sarkar¹, Allison Seigler³, Sean Lowe⁴, Zhigang Wei³, Hanqiu Chen¹, Nanditha Rao⁵, Lizy John³, Aman Arora⁴, Cong Hao¹


¹Georgia Institute of Technology, ²Georgia Tech Research Institute, ³The University of Texas at Austin ⁴Arizona State University, ⁵International Institute of Information Technology Bangalore



ML has been widely used in HLS domain, BUT every study has its own dataset



accurate timing and resource estimation [FCCM'18, FPL'19, DAC'22]



power estimation [ASP-DAC'20, DATE'22]

ML has been widely used in HLS domain:

- 1. XGB, ANN are used to predict post-implementation resource utilization [FCCM'19]
- 2. Pyramid used ANN, SVM to help find design with optimal timing and resource usage [FPL'19]
- 3. GNN is used to predict actual resource and timing [DAC'22]
- 4. HL-POW used CNN to predict on-board measured average power for each FPGA [ASP-DAC'20]
- 5. PowerGear used GNN further increase the accuracy of average power prediction [DATE'22]

However, every study has its own dataset



Existing dataset:

- 1. Small or homogeneous, contains only a subset of previously published HLS benchmark
- 2. The designs and intermediate/final tool outputs, which serve as important ML model features, are often reported organized in non-standard ad hoc ways
- 3. Challenging for external users to extend the dataset

Therefore, HLSFactory is proposed, and it boasts the following features:

- 1. Complete and easily extensible with user inputs at multiple stages
- 2. Diverse and comprehensive
- 3. Reproducible and user-friendly
- 4. ML-ready and multi-purpose
- 5. High performance and open-source




TABLE I

A comparison of HLSFactory with the existing work. lacktriangle: feature supported; lacktriangle: feature unsupported; lacktriangle: feature partially supported.

Contributions	DB4HLS	HLSyn	HLSDataset	HLSFactory
Benchmark — Polybench				•
Benchmark — MachSuite			•	
Benchmark — Rosetta		Q	•	•
Benchmark — CHStone	Q	Q		•
Collection — PP4FPGA	Q	Q	Q	•
Collection — Accelerators (§V-E)		0	0	
Post-HLS Latency			0	
Post-HLS Resources			•	•
Post-HLS Artifacts		Q		
Post-Impl. Data		0		
HLS Optimization DSL		0		
Fine-Grained Parallel Builds				
Xilinx HLS Support				
Intel HLS Support				•
User Extendable to Other Tools	0	0	0	•
Programmable API				
Open Source		•	•	•






Stage 1: Design space expansion and sampling

Stage 2: Design Synthesis

Stage 3: Data extraction and Aggregation



Stage 1: Design space expansion and sampling



Vendor agnostic (supports both AMD/Xilinx and Intel)


```
loop_opt,3,2
0,lp2,pipeline,unroll,[1 2 4 8]
1,lp3,pipeline,unroll,[1 2 4 8]
2,lp3,,unroll,[1 2 4 8]
set_directive_unroll -factor [factor] k2mm/[name]
set_directive_pipeline k2mm/[name]
```

OptDSL syntax helps to expand designs from benchmark

Vendor-specific concrete designs



Stage 2: Design synthesis




Two steps:

- 1. HLSSynth: synthesize HLS into RTL
- 2. HLSImpl: RTL code is implemented



Stage 3: Data extraction and Aggregation



- √ Flexible: Can supply user input at any stage
- **✓ Extensible:** Modular architecture is easy to customize
- ✓ Reproducible: Open-source end-to-end build flow



HLSFactory – Implementation & Usage

List of APIs:

API Functions	Description			
class Design class Dataset	Single HLS design Multiple HLS designs			
<pre>class Flow(ABC) Flow.execute(design) Flow.execute_datasets_parallel(design)</pre>	Abstract class for arbitrary design flow Execute a flow on one design Execute a flow on many designs			
<pre>class Frontend(Flow) class OptDSLFrontend(Frontend)</pre>	Abstract class for frontend design expansion Opt DSL frontend for Xilinx HLS designs			
<pre>class ToolFlow(Flow) class VitisHLSSynthFlow(ToolFlow) class VitisHLSImplFlow(ToolFlow) class VitisHLSImplReportFlow(ToolFlow)</pre>	Abstract class for EDA tool Run Vitis HLS synthesis Run Vivado implementation (via Vitis HLS) Run Vivado reporting			

Example use of the APIs:

Backend is running in parallel



HLSFactory – Implementation & Usage




Fig. 4. The directory structure that HLSFactory uses. Red are input files; green are the intermediate design points; blue are output files.

Directory structure

Case study 1: ML prediction of post-implementation Quality-of-Results (QoR)

Generating more data points using HLSFactory can result in higher prediction accuracy

Xilinx Post-Implementation QoR Prediction






Fig. 5. True-vs-predicted plots for the HLS-based ML QoR model. Test values are shown for models trained on the complete and partial subset of the training design space. "RAE": Relative Absolute Error $(|\hat{y}-y|/|y-\bar{y}|)$, "R2": Coefficient of Determination

Case study 2: Design space coverage



Effect of design sampling to cover more design space. Sampled designs cover a wider range of metrics than base designs with no optimizations. Latency is HLS estimated; resources are post-implementation. Note that these are stacked density plots to show the effect of cumulative design sampling.


Design Space Visualization: Grouped by Design



Projection x_0



Design Space Visualization: Grouped by Benchmark




Projection x_0




Case study 3: Speedup of Fine-Grained Design Parallelism

Parallel execution of Vitis HLS synthesis. Top panel shows core utilization over time with naive parallelism across datasets; bottom panel shows our finegrained design parallelism across datasets.


Naive Parallelism



Fine-Grained Parallelism: 23.21% Runtime Speedup




Case study 4: Targeting different vendors (Intel)



Distribution of post-implementation metrics for PolyBench and MachSuite designs (n = 1340) using Intel's HLS flow

Case study 5:Integrating released data from other works




Distribution of HLS-estimated metrics from selected HLSFactory benchmarks (PolyBench, CHStone, and MachSuite; n=167) vs. HLSyn (n=3371) with the use of DataAggregator API



Case study 6: Regression benchmark of HLS synthesis tools

Comparison of Vitis HLS Metrics Between Versions 2021.1 and 2023.1



Distribution of HLS tool metrics from two versions of Vitis HLS

Conclusion

HLSFactory is:

- 1. Complete and easily extensible with user inputs at multiple stages
- 2. Diverse and comprehensive
- 3. Reproducible and user-friendly
- 4. ML-ready and multi-purpose
- 5. High performance and open-source (available at https://github.com/sharc-lab/HLSFactory)

Future direction:

Support post-simulation metrics extraction and aggregation such as vector-based power analysis and simulated latency

Thanks! Questions?

Check out code at





References

- [1] H. Mohammadi Makrani, F. Farahmand, H. Sayadi, S. Bondi, S. M.Pudukotai Dinakarrao, H. Homayoun, and S. Rafatirad, "Pyramid: Machine learning framework to estimate the optimal timing and resource usage of a high-level synthesis design," in 2019 29th International Conference on Field Programmable Logic and Applications (FPL), 2019.
- [2] S. Dai, Y. Zhou, H. Zhang, E. Ustun, E. F. Young, and Z. Zhang, "Fast and accurate estimation of quality of results in high-level synthesis with machine learning," in 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 2018, pp. 129–132.
- [3] D. Liu and B. C. Schafer, "Efficient and reliable high-level synthesis design space explorer for fpgas," in 2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016.
- [4] W. Haaswijk, E. Collins, B. Seguin, M. Soeken, F. Kaplan, S. S "usstrunk, and G. De Micheli, "Deep learning for logic optimization algorithms," in 2018 IEEE International Symposium on Circuits and Systems (ISCAS), 2018.
- [5] Y. Luo, C. Tan, N. B. Agostini, A. Li, A. Tumeo, N. Dave, and T. Geng, "Ml-cgra: An integrated compilation framework to enable efficient machine learning acceleration on cgras," in 2023 60th ACM/IEEE Design Automation Conference (DAC), 2023.
- [6] V. A. Chhabria, Y. Zhang, H. Ren, B. Keller, B. Khailany, and S. S. Sapatnekar, "Mavirec: Ml-aided vectored ir-drop estimation and classification," in 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021.
- [7] R. G. Kim, J. R. Doppa, and P. P. Pande, "Machine learning for design space exploration and optimization of manycore systems," in 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2018, pp. 1–6.
- [8] Z. Lin, J. Zhao, S. Sinha, and W. Zhang, "HL-Pow: A Learning-Based Power Modeling Framework for High-Level Synthesis," in 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 2020.
- [9] G. Singha, D. Diamantopoulosb, J. G´omez-Lunaa, S. Stuijkc, H. Corporaalc, and O. Mutlu, "LEAPER: Fast and Accurate FPGA-based System Performance Prediction via Transfer Learning," in IEEE 40th International Conference on Computer Design (ICCD), 2022.
- [10] Z. Lin, Z. Yuan, J. Zhao, W. Zhang, H. Wang, and Y. Tian, "Powergear: Early-stage power estimation in fpga hls via heterogeneous edge-centric gnns," in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2022.