### **Homework 4 Answer Sheet**

Please state the name, SID and email of each member of your group.

member	name	SID	email
#1 (contact person)	Oscar Hoffmann	40141036	ohoffmann2-c@cityu.edu.hk
#2	Julia Jaksic	40141024	Jsajaksic2-c@cityu.edu.hk
#3			

- A. Do all members make significant contributions to this homework? If not, please specify the details.
- B. Please explain how many types of instructions are supported in your processor, and explain the format of each type of instructions (e.g., which bits are used as the operation or function code, which bits are used to index the 1<sup>st</sup>, 2<sup>nd</sup> or 3<sup>rd</sup> operand, and which bits are used to store the immediate number). You can draw figures to better explain your answer.

### Our CPU supports all of the 16 instructions.

R-type					
ор	rs	rt	rd	func	
15-12	11-9	8-6	5-3	2-0	
I-type					
ор	rs	rd	immediate		
15-12	11-9	8-6	5-0		
J-type					
ор	immediate				
15-12	11-0				


Name	Op0	Op1	Op2	Op3	ALUOp1	ALUOp2	ALUOp3	func1	func2	func3	сОр1	cOp2	сОр3
li (I)	0	0	0	1	1	0	0	х	х	х	1	0	0
add (R)	0	1	1	0	0	0	0	0	0	1	0	0	1
and (R)	1	1	1	1	0	0	0	0	1	0	0	1	0
or (R)	0	0	0	0	0	0	0	0	1	1	0	1	1
load (I)	0	0	1	0	0	0	1	х	x	x	0	0	1
store (I)	0	0	1	1	0	0	1	х	х	х	0	0	1
move (I)	0	1	0	0	1	0	1	х	x	x	1	0	1
addi (I)	0	1	0	1	0	0	1	x	x	x	0	0	1
andi (I)	0	1	1	1	0	1	0	x	x	x	0	1	0
ori(I)	1	0	0	0	0	1	1	х	х	х	0	1	1
ble (I)	1	0	0	1	1	1	0	х	x	х	1	1	0
bne (I)	1	0	1	0	1	1	1	x	x	x	1	1	1
jump (J)	1	0	1	1	х	x	x	×	x	x	х	x	×
call (J)	1	1	0	0	x	х	х	х	х	х	х	х	х
rtn (J)	1	1	0	1	х	x	x	x	x	x	х	×	x
halt	1	1	1	0	x	х	х	x	х	х	х	х	х

Name	Op0	Op1	Op2	Op3	RegDst	ALUsrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	Jump	call	return	ALUOp1	ALUOp2	ALUOp3
li (I)	0	0	0	1	0	1	0	1	0	0	0	0	0	0	1	0	0
add (R)	0	1	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0
and (R)	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0
or (R)	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0
load (I)	0	0	1	0	0	1	1	1	1	0	0	0	0	0	0	0	1
store (I)	0	0	1	1	0	1	0	0	0	1	0	0	0	0	0	0	1
move (I)	0	1	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1
addi (I)	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	1
andi (I)	0	1	1	1	0	1	0	1	0	0	0	0	0	0	0	1	0
ori(I)	1	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1
ble (I)	1	0	0	1	0	0	0	0	0	0	1	0	0	0	1	1	0
bne (I)	1	0	1	0	0	0	0	0	0	0	1	0	0	0	1	1	1
jump (J)	1	0	1	1	0	0	0	0	0	0	0	1	0	0	х	x	х
call (J)	1	1	0	0	0	0	0	0	0	0	0	0	1	0	х	x	х
rtn (J)	1	1	0	1	0	0	0	0	0	0	0	0	0	1	х	x	х
halt	1	1	1	0	0	0	0	0	0	0	0	0	0	0	х	х	х

C. Please explain the format of each instruction (including the format of this instruction and its operation codes, and other information if needed).

#### Clarification of the tables:

- 1. Op (0-3) is the opcode from the instruction that is feeded into the Control unit
- 2. RegDst, ALUsrc, MemtoReg, Regwrite, MemRead, MemWrite, Branch, Jump, call, return and ALUOp (1-3) are the output-pins from the control unit.
- **3. func (1-3)** is the three last bits in the R-type instruction which together with the **ALUOp (1-3)** controls the signal sent to the ALU from the ALU control.
- 4. cOp (1-3) is the control signal sent to the ALU from the ALU control



move	Name Op0 Op1 Op2 Op3 RegDst ALUsrc MemtoReg RegWrite MemRead MemWrite Branch Jump call return ALUOp1 ALUOp2 ALUC move (I) 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 1 0 1	
	Name	3
addi	Name Op0 Op1 Op2 Op3 RegDst ALUsrc MemtoReg RegWrite MemRead MemWrite Branch Jump call return ALUOp1 ALUOp2 ALUOp addi (I) 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 1	р3
	Name         Op0         Op1         Op2         Op3         ALUOp1         ALUOp2         ALUOp3         func1         func2         func3         cOp1         cOp2         cOp           addi (I)         0         1         0         1         x         x         x         x         0         0         1           I-type	3
andi	Name         Op0         Op1         Op2         Op3         RegDst         ALUsrc         MemtoReg         RegWrite         MemRead         MemWrite         Branch         Jump         call         return         ALUOp1         ALUOp2         ALUOp2         ALUOp3           andi (I)         0         1         1         0         1         0         0         0         0         0         0         0         0         1         0	р3
	Name Op0 Op1 Op2 Op3 ALUOp1 ALUOp2 ALUOp3 func1 func2 func3 cOp1 cOp2 cOp3 andi (I) 0 1 1 1 0 1 0 x x x 0 1 0  I-type	
ori	Name         Op0         Op1         Op2         Op3         RegDst         ALUSrc         MemtoReg         RegWrite         MemRead         MemWrite         Branch         Jump         call         return         ALUOp1         ALUOp2         ALUOp2         ALUOp3         ALUOp3         ALUOp3         ALUOp3         ALUOp4	03
	Name         Op0         Op1         Op2         Op3         ALUOp1         ALUOp2         ALUOp3         func1         func2         func3         cOp1         cOp2         cOp3           ori(I)         1         0         0         0         1         1         x         x         0         1         1           I-type	
ble	Name   Op0   Op1   Op2   Op3   RegDst   ALUsrc   MemtoReg   RegWrite   MemRead   MemWrite   Branch   Jump   call   return   ALUOp1   ALUOp2   ALUOp   De (i)   1   0   0   1   0   0   0   0   0   0	р3
	Name         Op0         Op1         Op2         Op3         ALUOp1         ALUOp2         ALUOp3         func1         func2         func3         cOp1         cOp2         cOp2         cOp2           ble (I)         1         0         0         1         1         1         0         x         x         x         1         1         0           I-type	
bne	Name   Op0   Op1   Op2   Op3   RegDst   ALUsrc   MemtoReg   RegWrite   MemRead   MemWrite   Branch   Jump   call   return   ALUOp1   ALUOp2   ALUOp   ALUOp4   ALUOp5   ALUOp6   ALUOp6   ALUOp6   ALUOp7   Aluo	р3
	Name         Op0         Op1         Op2         Op3         ALUOp1         ALUOp2         ALUOp3         func1         func2         func3         cOp1         cOp2         cOp2           bne (i)         1         0         1         0         1         1         1         x         x         x         1         1         1           I-type	3
jump	Name   Op0   Op1   Op2   Op3   RegDst   ALUsrc   MemtoReg   RegWrite   MemRead   MemWrite   Branch   Jump   Call   return   ALUOp1   ALUOp2   ALUOp2   ALUOp3   ALUOp4   ALUOp4   ALUOp4   ALUOp4   ALUOp4   ALUOp5   ALUOp5   ALUOp6   ALU0p6   Alu	
	Name         Op0         Op1         Op2         Op3         ALUOp1         ALUOp2         ALUOp3         func1         func2         func3         cOp1         cOp2         cOp           jump (J)         1         0         1         1         x         x         x         x         x         x         x         x           J-type	

call	Name Op0 Op1 Op2 call (J) 1 1 0	Op3 RegDst 0	ALUsrc Memter	-	te MemRead 0	MemWrite 0	Branch Jump 0 0	call return	ALUOp1 ALUOp2	ALUOp3
	Name	Op2 Op3 0 0	ALUOp1 x	ALUOp2	ALUOp3 x	func1 x	func2 x	func3 x	cOp1 cOp2 x x	cOp3
rtn	Name Op0 Op1 Op2 rtn (J) 1 1 0	Op3 RegDst 1	ALUsrc Memte		te MemRead 0	MemWrite 0	Branch Jump 0 0	call return	ALUOp1 ALUOp2	ALUOp3
	Name	Op2 Op3 0 1	ALUOp1 /	ALUOp2 x	ALUOp3 x	func1 x	func2 X	func3 X	cOp1 cOp2 x x	cOp3 x
halt	Name         Op0         Op1         Op2           halt         1         1         1	Op3 RegDst .	ALUsrc Memter		te MemRead 0	MemWrite 0	Branch Jump 0 0	call return	ALUOp1 ALUOp2 x	ALUOp3 x
	Name Op0 Op1 halt 1 1	Op2 Op3 1 0	ALUOp1 / x	ALUOp2 x	ALUOp3 x	func1 x	func2 x	func3 x	cOp1 cOp2	cOp3 x

D. Fill the following tables with the machine codes of each instruction of the testing programs:

## Test program 1:

instruction	machine code (binary)	machine code (hex)
li \$r1, 1	0001000001000001	1041
li \$r2, 2	0001000010000010	1082
li \$r3, 10	0001000011001010	10CA
add \$r2, \$r1, \$r2	0110001010010001	6291
ble \$r2, \$r3, -1	1001010011111111	94FF
halt	111000000000000	E000

# Test program 2:

instruction	machine code (binary)	machine code (hex)
li \$r1, 6	0001000001000110	1046
li \$r2, 5	0001000010000101	1085
andi \$r3, \$r1, 3	0111001011000011	72C3
ori \$r4, \$r3, 8	1000011100001000	8708
halt	111000000000000	E000

# Test program 3:

-		
instruction	machine code (binary)	machine code (hex)
li \$r1, 6	0001000001000110	1046
li \$r2, 5	0001000010000101	1085
and \$r3, \$r1, \$r2	1111001010011010	F29A
li \$r8, 0	000100000000000	1000
store \$r3, \$r8	0011000011000000	30C0
or \$r4, \$r1, \$r2	0000001010100011	02A3

li \$r8, 1	0001000000000001	1001
store \$r4, \$r8	0011000100000000	3100
li \$r8, 1	000100000000001	1001
load \$r7, \$r8	0010000111000000	21C0
halt	111000000000000	E000

# Test program 4:

instruction	machine code (binary)	machine code (hex)
li \$r1, 6	0001000001000110	1046
li \$r2, 4	0001000010000100	1084
call 7	110000000000111	C007
move \$r4, \$r3	0100011100000000	4700
li \$r1, 7	0001000001000111	1047
call 3	110000000000011	C003
move \$r5, \$r3	0100011101000000	4740
jump 3	101100000000011	B003
add \$r3, \$r1, \$r2	0110001010011001	6299
rtn	110100000000000	D000
halt	111000000000000	E000