TDDD55 Compilers and Interpreters
TDDB44 Compiler Construction



### **Code Generation**

Peter Fritzson, Christoph Kessler, IDA, Linköpings universitet, 2011

### **Code Generation**



### Requirements for code generation

- Correctness
- High code quality
- Efficient use of the resources of the target machine
- Quick code generation (for interactive use)
- Retargetability (parameterization in target machine spec.)

### In practice:

- Difficult to generate good code
- Simple to generate bad code
- There are code generator generators ...

Eritanon C Vocaler IDA I inhänings universitet

TDDD55 / TDDB44: Code Generation

### Intermediate Code vs. Target Code

Symbol table

Code generation



### Intermediate code

- High-level IR e.g. Abstract Syntax Tree (AST)
- Medium-level IR

   e.g. Control flow graph of complex operations (calls, array refs left)
- Low-level IR e.g. Quadruples, DAGs

Lowering the IR

Code for abstract stack machine

e.g. Postfix code

### Target code

- Very low-level IR (using target instructions only)
- Assembler code / Object code
  - Absolute machine code
- Relocatable machine code (often generate asm (text) code and use an assembler tool to convert this to binary (object) code – easier, but slower compile
- Code for concrete stack machine e.g. JVM byte code

TDDD55 / TDDB44: Code Generation

### Absolute vs. Relocatable Target Code



### Absolute code

- Final memory area for program is statically known
- Hard-coded addresses
- Sufficient for very simple (typically, embedded) systems
- @ fast
- (3) no separate compilation
- (3) cannot call modules from other languages/compilers

### Relocatable code

- Needs relocation table and relocating linker + loader or run-time relocation in MMU (memory management unit)
- © most flexible

P. Fritzson, C. Kessler, IDA, Linköpings universitet.

TDDD55 / TDDB44: Code Generation

### Stack Machines vs. Register Machines



### Generate code for C assignment

Stack: B value B value B\*C value

C addr C value

Stack: ctop 2 stap 3

step 1 step 2 step 3

On a stack machine:

PUSH \_A // static address of A PUSH \_B // static address of B

LOAD // dereference \_B
PUSH fp // stack frame ptr reg
ADD #4 // C at stack adr. FP+4
(step1 above)

LOAD // load C value (step 2)
MUL // multiply two stack values
(step 3 above)

STORE // store via address of A

A = B \* C;

where A, B global, C local var.

### On a register machine:

LDCONST \_A, R1 LDCONST \_B, R2 LOAD (R2), R2 // dereference \_E ADD FP, #4, R3 // addr. of C LOAD (R3), R3 // dereference &C MUL R2, R3, R2 STORE R2, (R1)

TDDD55 / TDDB44: Code Generation

### 3 Main Tasks in Code Generation



### ■ Instruction Selection

- Choose set of instructions equivalent to IR code
- Minimize (locally) execution time, # used registers, code size
- Example: INCRM #4(fp) vs. LC AD

LOAD #4(fp), R1 ADD R1, #1, R1 STORE R1, #4(fp)

### Instruction Scheduling

- Reorder instructions to better utilize processor architecture
- Minimize temporary space (#registers, #stack locations) used, execution time, or energy consumption

### Register Allocation

- Keep frequently used values in registers (limited resource!)
   Some registers are reserved, e.g. sp, fp, pc, sr, retval ...
- Minimize #loads and #stores (which are expensive instructions!)
- Register Allocation: Which variables to keep when in some register?

Register Assignment: In which particular register to keep each?

- Machine Model (here: a simple register machine
- Register set
  - E.g. 32 general-purpose registers R0, R1, R2, ... some of them reserved (sp, fp, pc, sr, retval, par1, par2 ...)
- Instruction set with different addressing modes
  - Cost (usually, time / latency) depends on the operation and the addressing mode
  - Example: PDP-11 (CISC), instruction format OP src, dest


Source operand	Destination address	Cost
register	register	1
register	memory	2
memory	register	2
memory	memory	3

### **Two Example Machine Models**



- Simple CISC machine model (CISC = Complex Instruction Set Computer). src, dest can be either memory or register
  - MOVE src, dest (or LOAD src, reg; STORE reg, dest)
  - OP src, dest
- Simple RISC machine model (RISC = Reduced Instruction Set Computer)
  - LOAD reg, mem
  - STORE mem, reg
  - OP reg, reg, reg // Operations only between registers

### Example: A = B + C;



MOVE R0, \_A ; 2 → total cost = 6

2. MOVE \_B, \_A ; 3

ADD \_C, \_A → total cost = 6 ; 3

3. (B already in R2, C already in R3, C in R3 not used later)

R2, R3 ADD ; 1 MOVE R3, \_A ; 2

 $\rightarrow$  total cost = 3

There is a lot to be gained with good register allocation!

.oò 4. (B already in R2, C in R3 and not needed later, A will be kept in R3)

R2, R3 → total cost = 1

### **Some Code Generation Algorithms**



- Macro-expansion of IR operations (quadruples)
- "Simple code generation algorithm" (textbook Section 8.6)
- Code generation for expression trees (textbook Section 8.10)
  - Labeling algorithm [Ershov 1958] [Sethi, Ullman 1970]
- Code generation using pattern matching
  - For trees: Aho, Johnsson 1976 (dynamic programming), Graham/Glanville 1978 (LR parsing), Fraser/Hanson/Proebsting 1992 (IBURG tool), ...
  - For DAGs: [Ertl 1999], [K., Bednarski 2006] (DP, ILP)

### **Macro Expansion of Quadruples**



- Each quadruple is translated to a sequence of one or several target instructions that performs the same operation.
- © very simple, quick to implement
- ® bad code quality
  - Cannot utilize powerful instructions/addressing modes that do the job of several quadruples in one step
  - Poor usage of registers


### Simple Code Generation Algorithm (1)





- Input: Basic block graph (quadruples grouped in BB's)
- Principle: Keep a (computed) value in a register as long as possible,
  - and move it to memory only 1. if the register is needed for another calculation
  - at the end of a basic block.


(ADD, a, b, x) ( MUL, x, y, t1 ) (ASGN, t1, 0, x)


- A variable x is **used locally** after a point p if x's value is used within the block after p before an assignment to x (if any) is made.
- All variables (except temporaries) are assumed to be live (may be used later before possibly being reassigned) after a basic block.






















































### **Remarks on the Labeling Algorithm**



- Still one-to-one or one-to-many translation from quadruple operators to target instructions
- The code generated by gencode() is contiguous (a subtree's code is never interleaved with a sibling subtree's code).
  - E.g., code for a unary operation v immediately follows the code for its child v1.
  - Good for space usage, but sometimes bad for execution time on pipelined processors!
  - There are expression DAGs for which a non-contiguous code exists that uses fewer registers than any contiguous code for it. [K., Rauber 1995]
- The labeling algorithm can serve as a heuristic (but not as optimal algorithm) for DAGs if gencode() is called for common subexpressions only at the first time.




# Pattern Matching Idea




- Given: Tree fragment of the intermediate code
- Given: Tree fragment describing a target machine instruction
- If the intermediate code tree fragment match the target machine instruction tree fragment, generate code with that instruction
- This method generates better code, since a single target machine instruction can match a whole tree fragment in the intermediate code

P. Fritzson, C. Kessler, IDA, Linköpings universitet.

TDDD55 / TDDB44: Code Generation






## **Code Generation by Pattern Matching**




- Powerful target instructions / addressing modes may cover the effect of several quadruples in one step.
- For each instruction and addressing mode, define a pattern that describes its behavior in terms of quadruples resp. data-flow graph nodes and edges (usually limited to tree fragment shapes: tree pattern).
- A pattern matches at a node v if pattern nodes, pattern operators and pattern edges coincide with a tree fragment rooted at v
- Each instruction (tree pattern) is associated with a cost, e.g. its time behavior or space requirements
- Optimization problem: Cover the entire data flow graph (expression tree) with matching tree patterns such that each node is covered exactly once, and the accumulated cost of all covering patterns is minimal.

B Eritman C Vacaler IDA Linkäninga universitat

т





# Some Methods for Tree Pattern Matching Use a LR-parser for matching [Graham, Glanville 1978] © compact specification of the target machine using a context-free grammar ("machine grammar") © quick matching ® not total-cost aware (greedy local choices at reduce decisions → suboptimal) Combine tree pattern matching with dynamic programming for total cost minimization (→ More details in TDDC86 course) [Aho, Ganapathi, Tjiang '89] [Fraser, Hanson, Proebsting'92] An LR parser is stronger than what is really necessary for matching tree patterns in a tree. Right machine model is a tree automaton = a finite automaton operating on input trees rather than flat strings [Ferdinand, Seidl, Wilhelm '92] By Integer Linear Programming [Wilson et al.'94] [K., Bednarski '06]