Niklas Blomqvist, Philip Johansson, Mat Oscar Petersson, Eril	
Group 41 - Design	Specification
Högskoleingenjörsutbildning i	datateknik, 180 hp
Design Specification - October 13, 2015 System Design - Project, HT15 TSIU03, Linköpings universitet	Supervisor: Petter Källström Department of Electrical Engineering (ISY)

# Contents

$\mathbf{S}_{\Sigma}$	ystem Level Description
2.	1 Keyboard
2.	
2.	3 Vol_Bal
2.	4 Analysis
2.	5 VGA Driver
	2.5.1 VGA_Driver:Bar_Tender and Bar_Mixer
$\mathbf{C}$	hallenges in the Design and Proposed Approach
	1 The Logic of Adjusting Volume and Balance
3.	1 The Logic of Rajusting Volume and Databete
3. 3.	2 Low Pass Filtering

## 1. Introduction

Project 41 is based around audio signal processing. The audio input and output both go through the WM8731 chip on a DE2 board. Meanwhile, the hardware settings are controlled from a PS/2 keyboard and displayed on a VGA screen. The hardware settings to be implemented are a volume control and a balance control. In addition, an interface consisting of the input and output power level along with appropriate indicators as stated in the requirement specification.

The WM8731 is a stereo codec, which in Project 41 is used as a bridge between the audio source and a class-D amplifier. The custom hardware controls the WM8731 as the analysis of the input controls and encoding the graphical output. The output sound sent to a Class-D amplifier is then allowed further amplification through another instance of pulse width modulation within the amplifier.

## 2. System Level Description

This chapter will describe the system main blocks, the functionality of each of them, and the interaction between each block and its adjacent modules. Presented below (Figure 2.1) is a graphical overview of the system and its first layer of modules.




Figure 2.1: A graphical overview of the system's first module layer. Letters inside curly braces indicates multiple signals exhibitely including each of the letters.

#### 2.1 Keyboard

The user interacts with the system through a PS/2-connected keyboard. The keyboard is then handled by the module Keyboard which reads the scan codes, matches these against a *one hot encoded* preset which makes up the kb\_input signal passed to Vol\_Bal.

The module inputs are PS2\_DAT, PS2\_CLK, clk and rstn which are used to shift in the scan code and compare the result with the preset, resulting in kb\_input — a 5-bit unsigned value indicating if either of the arrow keys have been released. Vol\_Bal will then use this signal to adjust the volume and balance level. The Up/Down arrow keys controls the volume, and the Left/Right arrow keys controls the stereo channel balance.

The scan codes for the arrow keys consists of two (make code) or three (break code) bytes of information. These codes correspond to each other in the manner listed in figure 2.2.

The scan codes are shifted into a 26-bit shift register which is reset to all ones, and once the start bit (0) is shifted out, the third byte is compared to a table comparable with figure 2.2. A match with the expected third byte of a released control key which on success sends a kb\_input to Vol\_Bal.

Figure 2.2: PS/2 Scan Codes used, corresponding kb\_input, and how the input affects the system.

KEY	MAKE	BREAK	kb_input	Function
U ARROW	E0,75	E0,F0,75	00001	Volume Increase
L ARROW	E0,6B	E0,F0,6B	00010	Balance Bias Left
D ARROW	E0,72	E0,F0,72	00100	Volume Decrease
R ARROW	E0,74	E0,F0,74	01000	Balance Bias Right
END	E0,69	E0,F0,69	10000	Mute Volume

#### 2.2 Snd\_Driver

The Snd\_Driver module is an audio signal coder/decoder. It translates the signal between a parallel format and a bit serial format. The parallel format is sent to the Vol\_Bal module which processes the sound and sends it to the class-D amplifier. The bit serial format is used by the WM8731 chip and the amplifier. This module will be a complete copy of the module used in *Laboration 4*. In this case the module Vol\_Bal will replace and expand the Application used in that laboration.




Figure 2.3: The Snd\_Driver schematic, as seen in Lab 4, Audio Codec.

#### 2.3 Vol\_Bal

The Volume/Balance module (Vol\_Bal) acts as the hub for processing incoming digital audio signals, forwarded from WM8731 via the Snd\_Driver module. As such, Vol\_Bal also keeps internal registers in the module Current\_Vol\_Bal that holds volume (4-bit unsigned) and balance levels (4-bit signed), as well as a mute signal (std\_logic). These registers update via the one-hot coded input signal kb\_input applied by the Keyboard module. Consequently, the values they hold are not only used as signals (i\_volume\_lvl, i\_balance\_lvl, i\_mute) for the internal submodule that process the LADC and RADC inputs, but also as module outputs connected to the VGA\_Driver so that they can be rendered on the screen.




Figure 2.4: An overview of the Vol\_Bal module's internal workings.

The main function of the Volume/Balance module is to make requested adjustments to incoming values LADC and RADC, which represent measured amplitudes of the sound signal at distinct times. The sound will be adjusted for volume and balance by the functions:

$$A_{l\_new} = A_{l\_old} \cdot (1/\sqrt{2})^{n+m} \qquad , \ m = 0 \ for \ m < 0$$
 
$$A_{r\_new} = A_{r\_old} \cdot (1/\sqrt{2})^{n+|m|} \qquad , \ m = 0 \ for \ m > 0 \ ,$$

where A is the amplitude, n the volume level and m the balance. lrsel is used as a control signal for selecting the channel and the correct function. Resulting outputs LDAC and RDAC are forwarded to Snd\_Driver and to one instance of the Analysis modules.

Ultimately, the user have the ability to digitally adjust the input sound by decreasing the volume in 3 dB decrements, down to -30 dB, and additionally regulate balance bias by further reducing volume by up to another 15 dB on a single left/right audio channel. There is also a mute function which is conveyed by kb\_input. When active, the register driving the mute signal essentially blanks any  $A_{new}$  values on the LDAC/RDAC outputs.

Name	Type	Description
lrsel	input	Channel select
{L,R}ADC	input	Left/Right audio input channel
kb_input	input	Information about specific buttons released
volume_level	output	Current volume level
balance_level	output	Current balance bias
{L,R}DAC	output	Left/Right audio output channel
mute_enable	output	System output muted (ON/OFF)

Figure 2.5: List of input and output signals (Vol\_Bal)

#### 2.4 Analysis

The Analysis module reads the ADC signal and puts out information on how to draw two bars (one for each speaker) that reflect the amplitude of said signal. Since we want bars for before and after modulation, we'll use two instances of the same module.

The required inputs include a left or right selection signal to specify which stereo channel we are about to analyse, two 16 bit signed ADC/DAC signals (left and right), and vsync lined from VGA\_Driver. There are two 8-bit unsigned output signals (once again, one left, one right). They determine the height of the bar which the VGA\_Driver should render.

The incoming signals are low pass filtered with a saturation time of approximately 100 ms (4096 sample cycles) as seen in figure 2.6, resulting in a measurement of the signal's amplitude. A signal proportional to the logarithm of the value is then passed on as bar to VGA\_Driver synced by vsync.




Figure 2.6: The low pass filter. k is chosen by the approximation  $\frac{1}{10}$   $s=2^k\cdot\frac{1}{48800}\Rightarrow 2^k=4880\approx 2^{12}\Rightarrow k=12$ 

lrsel determines which stereo channel should be read and thus which bar height should be written to at any given time.

Name	Type	Description
lrsel	input	Channel select
{L,R}ADC	input	Left/Right audio input channel
{L,R}DAC	input	Left/Right audio output channel
{L,R}new_bar	output	Bar amplitude, post-processing
{L,R}bar	output	Bar amplitude, pre-processing
vsvnc	input	Syncronization signal for bar.

Figure 2.7: List of input and output signals (Analysis)

#### 2.5 VGA\_Driver

The VGA\_Driver module exists to handle the rendering of a 640x480 resolution image and the bar-graphs on the VGA display. The image being rendered consists of a background image previously stored in the SRAM consisting of prefilled bars that within the module will be blanked out according to the input stimuli, which will give the appearance of bars being filled to different levels.

To render an image on the VGA screen, five main signals is needed. Three analog color channels (red, green and blue) and two signals for synchronization hsync and vsync. The image is rendered pixel by pixel line by line using a horizontal sweep pattern which is reset by the two sync signals. If a color is set when the sweep resets arbitrary patterns can occur and therefore the signal has to be blanked during the reset phase. This module will be a modified copy of the module used in *Laboration 3*.

#### 2.5.1 VGA\_Driver:Bar\_Tender and Bar\_Mixer

Bar\_Tender is the submodule responsible for rendering the bar graphs displaying volume, balance and signal strength before and after signal manipulation. The background image already has the bars drawed filled and to give the appearance of them being filled to different levels pixels will be blanked out from the top down. Using volume, balance, bar, new\_bar and pixelindex, Bar\_Tender will calculate which pixels should be blanked and set the signal render\_bar high.

Bar\_Mixer works as a multiplexer blanking out the bars. The color information is passed through if render\_bar signal is low and blanks out the pixel if high, which gives the effect of bar graphs being filled.

Figure 2.8: List of input and output signals (VGA\_Driver)

Name	Type	Description
volume_input	Input	A 4-bit input containing volume information
balance_input	Input	A 4-bit input containing balance information
{L,R}bar	Input	A 8-bit input containing signal sound input signal level
{L,R}new_bar	Input	A 8-bit input containing manipulated input signal level
vga_clk	Output	Clock signal needed for scanning
render_bars	Out/In	Control signal for Bar_Mixer




Figure 2.9: Block diagram of VGA\_Driver

# 3. Challenges in the Design and Proposed Approach

The major problem in the project is the merging of the different modules together at top level. Most of the modules will be written and debugged separately and only need minor adjustments before they have been used in a bigger system. This puts high pressure on this document since a well thought through and described design hopefully will result in pieces matching together.

A solution is to create and debug all modules and submodules individually using test benches and waveforms to make sure the modules work exactly as they are supposed to before putting them all together.

#### 3.1 The Logic of Adjusting Volume and Balance

The Vol\_Bal module will be handling volume and balance adjustment as a whole, of which the basic layout is presented in section 2.3.

Related problems that need solving:

- Inside the Vol\_Bal module, 4-bit registers hold current volume and balance levels. Of the 16 possible values each respective register group can hold, only 11 will be used. Thusly, the system needs to prevent any illegal states.
- The system allows audio signal adjustment in form of decrements of 3 dB. Accordingly, our input signal will have its amplitude divided by a value of the square root of 2 a number of times corresponding to the amount of necessary 3 dB decrements. The square root of 2 is an iffy constant to compute and work with, so the system should be optimized to eliminate unnecessary divisions. Furthermore, when dividing, the system should instead multiply with the inverse.
- The exponent for the computation of the modified amplitude is a variable. The logic for selecting the correct function of two available and performing the calculation itself will require some thought in order to avoid potential missteps.

#### 3.2 Low Pass Filtering

Different approaches to making a function for a low pass filter will be considered.

The low pass filter will be a part of the Analysis module since it will only be used to refine the displayed power levels. The respective bars rendered on the screen will be delayed by at least 100 ms in order to allow a satisfactory result of the filtering, since there s a need for future values and the filtering is done in real time.

Before implementation, time will be put aside to study and understand the problem further.

#### 3.3 Bar Graph Rendering

Stuff has to be rendered on the screen. This is not an issue, but rendering the right stuff is.

There are sveral different ways to render the bar graphs on the screen but sience this application will use a pre defined background this will be used to our advantage. Instead of manipulating the pixel values in the areas covered by the bar-graphs to draw out the bars the background image has the bars drawn out in the background image, and the application simply blanks out from the top down, which will give the apperence of bars (with gradients) being filled to diffrent levels while only having to keep track of which pixels should show the background and which that should be blanked out.

### 4. User Interface

The user interface will be able to display all the manageable settings on a VGA screen. There will in total be four bars. One to indicate the left incomming power, one to indicate the right incoming power, one to indicate the modified left power and one to indicate the modified right power.

The user interface will also display the current volume graduated in dB. The scale goes from -15 dB to +15 dB. This is controlled by the arrow keys, up and down. The balance indicator appears at the bottom of the interface. The balance indicator works like 0 is equal to the same amout of power from both left and right, if you press the right arrow at the keyboard, the balance indicator will step up the right side of the "0".

There will also be a mute figure to show if the mute button is activated.




Figure 4.1: User interface