











LM34936-Q1

SNVSB97-DECEMBER 2018

LM34936-Q1 30-V Wide V_{IN} Synchronous Four-Switch Buck-Boost Controller

Features

- AEC-Q100 Qualified for Automotive Applications
 - Temperature Grade 1: −40°C to 125°C T_A
- Single Inductor Buck-Boost Controller for Step-Up or Step-Down DC/DC Conversion
- Wide V_{IN} : 4.2 V (2.5 V With Bias) to 30 V (42 V Maximum)
- Flexible V_{OUT}: 0.8 V to 30 V
- **VOUT** Short Protection
- High Efficiency Buck-Boost Transition
- Adjustable Switching Frequency
- Optional Frequency Sync and Dithering
- Integrated 2-A MOSFET Gate Drivers
- Cycle-by-Cycle Current Limit and Optional Hiccup
- Optional Input or Output Average Current Limiting
- Programmable Input UVLO and Soft Start
- Power Good and Output Overvoltage Protection
- Available in 28-pin HTSSOP Package With PowerPAD™

2 Applications

- Automotive Start-Stop Systems
- Backup Battery and Supercapacitor Charging
- **USB** Power Delivery
- **Battery Powered Systems**
- LED Lighting

3 Description

The LM34936-Q1 is a synchronous four-switch buckboost DC/DC controller capable of regulating the output voltage at, above, or below the input voltage. The device operates over a wide input voltage range of 4.2 V to 30 V (42 V absolute maximum) to support a variety of applications.

The LM34936-Q1 uses current-mode control both in buck and boost modes of operation for superior load and line regulation. The switching frequency is programmed by an external resistor and can be synchronized to an external clock signal.


The device also features a programmable soft-start function and offers protection features including cycle-by-cycle current limiting, input undervoltage lockout (UVLO), output overvoltage protection (OVP), and thermal shutdown. In addition, the LM34936-Q1 features optional average input or output current limiting, optional spread spectrum to reduce peak EMI, and optional hiccup mode protection in sustained overload conditions.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM34936-Q1	HTSSOP (28)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2018, Texas Instruments Incorpo

Table of Contents

1	Features 1	7.4 Device Functional Modes	19
2	Applications 1	8 Application and Implementation	20
3	Description 1	8.1 Application Information	20
4	Revision History2	8.2 Typical Application	20
5	Pin Configuration and Functions3	9 Power Supply Recommendations	26
6	Specifications5	10 Layout	27
•	6.1 Absolute Maximum Ratings5	10.1 Layout Guidelines	27
	6.2 ESD Ratings	10.2 Layout Example	28
	6.3 Recommended Operating Conditions	11 Device and Documentation Support	29
	6.4 Thermal Information	11.1 Documentation Support	29
	6.5 Electrical Characteristics	11.2 Receiving Notification of Documentation Upo	lates 29
	6.6 Typical Characteristics9	11.3 Community Resources	29
7	Detailed Description 12	11.4 Trademarks	29
-	7.1 Overview	11.5 Electrostatic Discharge Caution	29
	7.2 Functional Block Diagram	11.6 Glossary	29
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information	29


4 Revision History

DATE	REVISION	NOTES
December 2018	*	Initial release



5 Pin Configuration and Functions

PWP Package 28-Pin HTSSOP With PowerPAD Top View



Pin Functions

PIN	J	Pin Functions			
NAME	HTSSOP	DESC	CRIPTION		
EN/UVLO	1	Enable pin. For EN/UVLO < 0.4 V, the LM34936-Q1 is the PWM function is enabled, provided VCC exceeds	s in a low current shutdown mode. For EN/UVLO > 1.22 V, the VCC UV threshold.		
VIN	2	The input supply pin to the IC. Connect V _{IN} to a supply	voltage between 4.2 V and 30 V.		
VISNS	3	V _{IN} sense input. Connect to power stage input rail.			
		1.38 V < MODE < 2.22 V : CCM, Hiccup Enabled	(Set R_{MODE} resistor to AGND = 93.1 k Ω)		
MODE	4	2.6 V < MODE < VCC: CCM, Hiccup Disabled	(Set R_{MODE} resistor to AGND = 200 k Ω or connect to VCC)		
DITH	5	the voltage on the DITH pin ramps up and down the or	ND is charged and discharged with a current source. As scillator frequency is modulated by 10% of the nominal pin will disable the dithering feature. In the external Sync		
RT/SYNC	6	Switching frequency programming pin. An external rest the switching frequency. This pin can also be used to	sistor is connected to the RT/SYNC pin and AGND to set synchronize the PWM controller to an external clock.		
SLOPE	7	A capacitor connected between the SLOPE pin and Alcurrent mode operation in both buck and boost mode.	GND provides the slope compensation ramp for stable		
SS	8	Soft-start programming pin. A capacitor between the S	SS pin and AGND pin programs soft-start time.		
COMP	9	Output of the error amplifier. An external RC network or regulator feedback loop.	connected between COMP and AGND compensates the		
AGND	10	Analog ground of the IC.			
FB	11	Feedback pin for output voltage regulation. Connect a resistor divider network from the output of the converter the FB pin.			
VOSNS	12	V _{OUT} sense input. Connect to the power stage output	rail.		
ISNS(-) ISNS(+)	13 14	and ISNS(-) can be located either on the input side or across the ISNS(+) and ISNS(-) pins reaches 50 mV, and ISNS(-) pins rea	tional current sense resistor connected between ISNS(+) on the output side of the converter. If the sensed voltage a slow Constant Current (CC) control loop becomes active ate the drop across ISNS(+) and ISNS(-) to 50 mV. Short		
CSG	15	The negative or ground input to the PWM current sens the current sense resistor.	se amplifier. Connect directly to the low-side (ground) of		
CS	16	The positive input to the PWM current sense amplifier.			
PGOOD	17	Power Good open drain output. PGOOD is pulled low the 0.8-V V _{REF} .	when FB is outside a -9%/+10% regulation window around		
SW2 SW1	18 28	The boost and the buck side switching nodes respective	vely.		
HDRV2 HDRV1	19 27	Output of the high-side gate drivers. Connect directly t	to the gates of the high-side MOSFETs.		
BOOT2 BOOT1	20 26	An external capacitor is required between the BOOT1, provide bias to the high-side MOSFET gate drivers.	, BOOT2 pins and the SW1, SW2 pins respectively to		
LDRV2 LDRV1	21 25	Output of the low-side gate drivers. Connect directly to	the gates of the low-side MOSFETs.		
PGND	22	Power ground of the IC. The high current ground conn	nection to the low-side gate drivers.		
VCC	23	Output of the VCC bias regulator. Connect capacitor to	o ground.		
BIAS	24	Optional input to the VCC bias regulator. Powering VC power loss at high $V_{\rm IN}$. For $V_{\rm BIAS} > 8$ V, the VCC regulator	Optional input to the VCC bias regulator. Powering VCC from an external supply instead of V_{IN} can reduce power loss at high V_{IN} . For $V_{BIAS} > 8$ V, the VCC regulator draws power from the BIAS pin.		
PowerPAD™	-	The PowerPAD should be soldered to the analog ground plane for improved power dissipation.	and. If possible, use thermal vias to connect to a PCB		

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated

6 Specifications

www.ti.com

6.1 Absolute Maximum Ratings⁽¹⁾

	MIN	MAX	UNIT
VIN, EN/UVLO, VISNS, VOSNS, ISNS(+), ISNS(-)	-0.3	42	
BIAS	-0.3	40	
FB, SS, DITH, RT/SYNC, SLOPE, COMP	-0.3	3.6	
SW1, SW2	-1	42	
SW1, SW2 (20 ns transient)	-5	47	
VCC, MODE, PGOOD	-0.3	8.5	V
LDRV1, LDRV2	-0.3	8.5	V
BOOT1, HDRV1 with respect to SW1	-0.3	8.5	
BOOT2, HDRV2 with respect to SW2	-0.3	8.5	
BOOT1, BOOT2	-0.3	55	
ISNS(+) with respect to ISNS(-)	-0.3	0.3	
CS, CSG	-0.3	0.3	
Operating junction temperature	-40	150	°C
Storage temperature, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
.,	Electrostatic	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2		±2000	.,
V _(ESD)	discharge	Charged-device model (CDM), per AEC Q100-011	All pins	±500	V
		CDM ESD Classification Level C4B	Corner pins	±750	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	NOM MAX	UNIT
VIN	Input bias voltage	4.2	30	
VISNS	Input power stage voltage with external bias (BIAS \geq 5 V or $V_{IN} \geq$ 4.5 V)	2.5	30	
BIAS	Bias supply voltage range (when VCC in regulation)	8	30	V
VOSNS	Output voltage range	8.0	30	
EN/UVLO	Enable voltage range	0	30	
ISNS(+), ISNS(-)	Average current sense common mode range	0	30	
T _J	Operating temperature range ⁽²⁾	-40	150	°C
F _{sw}	Operating frequency range	100	600	kHz

⁽¹⁾ Recommended Operating Conditions are conditions under the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

⁽²⁾ High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

TEXAS INSTRUMENTS

6.4 Thermal Information

		LM34936-Q1	
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	21.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.3	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	1.0	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over the -40°C to +125°C junction temperature range unless otherwise stated. V_{IN} = 24 V unless otherwise stated.

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY VOL	TAGE (V _{IN})	,				
I_Q	V _{IN} shutdown current	V _{EN/UVLO} = 0 V		2.6	10	μΑ
	V _{IN} operating current	$V_{EN/UVLO} = 2 \text{ V}, V_{FB} = 0.9 \text{ V}$		2	4	mA
VCC						
V _{VCC(VIN)}	Regulation voltage	V _{BIAS} = 0 V, VCC open	6.95	7.35	7.88	V
V _{UV(VCC)}	VCC undervoltage lockout	VCC increasing	3.11	3.27	3.43	V
	Undervoltage hysteresis			176		mV
I _{VCC}	VCC current limit	V _{VCC} = 0 V	65			mA
R _{OUT(VCC)}	VCC regulator output impedance	I _{VCC} = 30 mA, V _{IN} = 4 V		8	16	Ω
BIAS			•			
V _{BIAS(SW)}	BIAS switchover voltage	V _{IN} = 24 V	7.25	8	8.75	V
EN/UVLO						
V _{EN(STBY)}	Standby threshold	EN/UVLO rising	0.55	0.82	0.97	V
I _{EN(STBY)}	Standby source current	V _{EN/UVLO} = 1.1 V	1	2	3	μΑ
V _{EN(OP)}	Operating threshold	EN/UVLO rising	1.17	1.22	1.29	V
$\Delta I_{\text{HYS(OP)}}$	Operating hysteresis current	V _{EN/UVLO} = 1.5 V	2.15	3.15	4.25	μΑ
SS					·	
I _{SS}	Soft-start pullup current	V _{SS} = 0 V	3.75	5	6.35	μΑ
V _{SS(CL)}	SS clamp voltage	SS open		1.21		V
V _{FB} - V _{SS}	FB to SS offset	V _{SS} = 0 V		-18		mV
EA (ERROR A	MPLIFIER)					
V_{REF}	Feedback reference voltage	FB = COMP	0.788	0.800	0.812	V
gm _{EA}	Error amplifier gm			1.31		mS
I _{SINK} /I _{SOURCE}	COMP sink/source current	V _{FB} =V _{REF} ± 300 mV		280		μΑ
R _{OUT}	Amplifier output resistance			20		МΩ
BW	Unity gain bandwidth			2		MHz
I _{BIAS(FB)}	Feedback pin input bias current	FB in regulation			25	nA
FREQUENCY						
f _{SW(1)}	Switching frequency 1	RT = 40 kΩ	175	200	225	1-11-
f _{SW(2)}	Switching frequency 2	RT = 20 kΩ	350	390	430	kHz

⁽¹⁾ All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

Submit Documentation Feedback

Electrical Characteristics (continued)

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over the -40°C to +125°C junction temperature range unless otherwise stated. V_{IN} = 24 V unless otherwise stated.

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
DITHER					·		
I _{DITHER}	Dither source/sink current			11		μΑ	
V _{DITHER}	Dither high threshold			1.27		V	
	Dither low threshold			1.16		V	
SYNC							
V _{SYNC}	Sync input high threshold		2.1			V	
	Sync input low threshold				1.2	V	
PW _{SYNC}	Minimum sync input pulse width		50			ns	
CURRENT LI	МІТ						
V _{CS(BUCK)}	Buck current limit threshold (valley)	$V_{IN} = V_{VISNS} = 24 \text{ V}, V_{VOSNS} = 12 \text{ V},$ $V_{SLOPE} = 0 \text{ V}$	66	80	94	mV	
V _{CS(BOOST)}	Boost current limit threshold (peak)	$V_{IN} = V_{VISNS} = 12 \text{ V}, V_{VOSNS} = 18 \text{ V},$ $V_{SLOPE} = 0 \text{ V}$	100	120	140	mv	
I _{BIAS(CS/CSG)}	CS/CSG pin bias current	V _{CS} = V _{CSG} = 0 V		-80			
I _{OFFSET(CS/CS} G)	CSG pin bias current	V _{CS} = V _{CSG} = 0 V			19	μΑ	
CONSTANT C	CURRENT LOOP				·		
V _{SNS}	Average current loop regulation target	$V_{ISNS(\cdot)}$ = 24 V, sweep ISNS(+), V_{SS} = 0.8 V	43	50	57	mV	
I _{SNS}	ISNS(+)/ISNS(-) pin bias currents	$V_{ISNS(+)} = V_{ISNS(-)} = V_{IN} = 24 \text{ V}$		3		μΑ	
Gm	gm of soft-start pull down amplifier	$V_{ISNS(+)}-V_{ISNS(-)} = 55 \text{ mV}, V_{SS} = 0.5 \text{ V}$		1		mS	
SLOPE							
I _{SLOPE}	Buck adaptive slope current	$V_{IN} = V_{VISNS} = 24 \text{ V}, V_{VOSNS} = 12 \text{ V},$ $V_{SLOPE} = 0 \text{ V}$	24	30	35		
	Boost adaptive slope current	$V_{IN} = V_{VISNS} = 12 \text{ V}, V_{VOSNS} = 18 \text{ V}, V_{SLOPE} = 0 \text{ V}$	13	17	21	μΑ	
gm _{SLOPE}	Slope compensation amplifier gm			2		μS	
MODE							
I _{MODE}	Source current out of MODE pin		17	20	23	μΑ	
V _{CCM_HIC}	CCM with hiccup threshold		1.18	1.28	1.38	V	
V _{CCM}	CCM no hiccup threshold		2.22	2.4	2.6	V	


Electrical Characteristics (continued)

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over the -40°C to +125°C junction temperature range unless otherwise stated. V_{IN} = 24 V unless otherwise stated.

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
PGOOD							
V_{PGD}	PGOOD trip threshold for falling FB	Measured with respect to V _{REF}		-9		%	
	PGOOD trip threshold for rising FB	Measured with respect to V _{REF}		10		%	
	Hysteresis			2.5		%	
I _{LEAK(PGD)}	PGOOD leakage current				100	nA	
I _{SINK(PGD)}	PGOOD sink current	V _{PGOOD} = 0.4 V	2	4.2	6.5	mA	
OUTPUT OV	P	•			*		
V _{OVP}	Output overvoltage threshold at FB pin	Measured with respect to V _{REF}		10		%	
	Hysteresis			2.5		%	
NMOS DRIVI	ERS				<u> </u>		
I _{HDRV1,2}	Driver peak source current	V _{BOOT} - V _{SW} = 7 V		1.8			
	Driver peak sink current	V _{BOOT} - V _{SW} = 7 V		2.2			
I _{LDRV1,2}	Driver peak source current			1.8		Α	
	Driver peak sink current			2.2			
R _{HDRV1,2}	Driver pullup resistance	V _{BOOT} - V _{SW} = 7 V		1.8		Ω	
	Driver pull down resistance	V _{BOOT} - V _{SW} = 7 V		1.1		Ω	
V _{UV(BOOT1,2)}	BOOT1,2 to SW1,2 UVLO threshold	HDRV1,2 shut off		3.4		V	
	BOOT1,2 to SW1,2 UVLO hysteresis	HDRV1,2 start switching		150		mV	
R _{LDRV1,2}	Driver pullup resistance			1.7		0	
	Driver pulldown resistance			1.3		Ω	
t _{DT1}	Dead time HDRV1,2 off to LDRV1,2 on			45			
t _{DT2}	Dead time LDRV1,2 off to HDRV1,2 on			45		ns	
THERMAL S	HUTDOWN						
T _{SD}	Thermal shutdown temperature			165		۰.	
T _{SD(HYS)}	Thermal shutdown hysteresis			15		°C	

6.6 Typical Characteristics

At $T_A = 25$ °C, unless otherwise stated.



TEXAS INSTRUMENTS

Typical Characteristics (continued)

At $T_A = 25$ °C, unless otherwise stated.





Figure 11. Forced CCM Operation (Buck-Boost)

Figure 12. Forced CCM Operation (Buck-Boost)



Typical Characteristics (continued)

At $T_A = 25$ °C, unless otherwise stated.




SNVSB97 – DECEMBER 2018 www.ti.com

TEXAS INSTRUMENTS

Typical Characteristics (continued)

At $T_A = 25$ °C, unless otherwise stated.



7 Detailed Description

7.1 Overview

The LM34936-Q1 is a wide input voltage four-switch buck-boost controller IC with integrated drivers for N-channel MOSFETs. It operates in the buck mode when V_{IN} is greater than V_{OUT} and in the boost mode when V_{IN} is less than V_{OUT} . When V_{IN} is close to V_{OUT} , the device operates in a proprietary transition buck or boost mode. The control scheme provides smooth operation for any input/output combination within the specified operating range. The buck or boost transition control scheme provides a low ripple output voltage when V_{IN} equals V_{OUT} without compromising the efficiency.

The LM34936-Q1 integrates four N-Channel MOSFET drivers including two low-side drivers and two high-side drivers, eliminating the need for external drivers or floating bias supplies. The internal VCC regulator supplies internal bias rails as well as the MOSFET gate drivers. The VCC regulator is powered either from the input voltage through the VIN pin or from the output or an external supply through the BIAS pin for improved efficiency.

The PWM control scheme is based on valley current mode control for buck operation and peak current mode control for boost operation. The inductor current is sensed through a single sense resistor in series with the low-side MOSFETs. The sensed current is also monitored for cycle-by-cycle current limit. The behavior of the LM34936-Q1 during an overload condition is dependent on the MODE pin programming (see MODE Pin Configuration). If hiccup mode fault protection is selected, the controller turns off after a fixed number of switching cycles in cycle-by-cycle current limit and restarts after another fixed number of clock cycles. The hiccup mode reduces the heating in the power components in a sustained overload condition. If hiccup mode is disabled through the MODE pin, the controller remains in a cycle-by-cycle current limit condition until the overload is removed.

In addition to the cycle-by-cycle current limiting, the LM34936-Q1 also provides an optional average current regulation loop that can be configured for either input or output current limiting. This is useful for battery charging or other applications where a constant current behavior may be required.


The soft-start time of LM34936-Q1 is programmed by a capacitor connected to the SS pin to minimize the inrush current and overshoot during startup.

The precision EN/UVLO pin supports programmable input undervoltage lockout (UVLO) with hysteresis. The output overvoltage protection (OVP) feature turns off the high-side drivers when the voltage at the FB pin exceeds the output overvoltage threshold (V_{OVP}). The PGOOD output indicates when the FB voltage is inside the PGOOD regulation window centered at V_{REF} .

2



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency Valley/Peak Current Mode Control with Slope Compensation

The LM34936-Q1 implements a fixed-frequency, current-mode control of both the buck and boost switches. The output voltage, scaled down by the feedback resistor divider, appears at the FB pin and is compared to the internal reference (V_{REF}) by an internal error amplifier. The error amplifier produces an error voltage by driving the COMP pin. An adaptive slope compensation signal based on V_{IN} , V_{OUT} , and the capacitor at the SLOPE pin is added to the current sense signal measured across the CS and CSG pins. The result is compared to the COMP error voltage by the PWM comparator.

Feature Description (continued)

The LM34936-Q1 regulates the output using valley-current-mode control in buck mode and peak current mode control in boost mode. For valley current mode control, the high-side buck MOSFET controlled by HDRV1 is turned on by the PWM comparator at the valley of the inductor ripple current and turned off by the oscillator clock signal. Valley current mode control is advantageous for buck converters where the PWM controller must resolve very short on-times. For peak current-mode control in the boost mode, the low-side boost MOSFET controlled by LDRV2 is turned on by the clock signal in each switching cycle and turned off by the PWM comparator at the peak of the inductor ripple current.

The low-side gate drive LDRV1, complementary to the HDRV1 drive signal, controls the synchronous rectification MOSFET of the buck stage. The high-side gate drive HDRV2, complementary to the low-side gate drive LDRV2, controls the high-side synchronous rectifier of the boost stage. For operation with $V_{\rm IN}$ close to $V_{\rm OUT}$, the LM34936-Q1 uses a proprietary buck or boost transition scheme to achieve smooth, low ripple transition zone behavior.

Peak and valley current mode controllers require slope compensation for stable current loop operation at duty cycle greater than 50% in peak current mode control and less than 50% in valley current mode control. The LM34936-Q1 provides a SLOPE pin to program optimum slope for any V_{IN} and V_{OUT} combination using an external capacitor.

7.3.2 VCC Regulator and Optional BIAS Input

The VCC regulator provides a regulated bias supply to the gate drivers. When EN/UVLO is above the standby threshold ($V_{EN(STBY)}$), the VCC regulator is turned on. For V_{IN} less than the VCC regulation target, the VCC voltage tracks V_{IN} with a small voltage drop as shown in Figure 4. If the EN/UVLO input is above the operating threshold ($V_{EN(OP)}$) and VCC exceeds the VCC UV threshold ($V_{UV(VCC)}$), the controller is enabled and switching begins.

The VCC regulator draws power from V_{IN} when there is no supply voltage connected to the BIAS pin. If the BIAS pin is connected to an external voltage source that exceeds VCC by one diode drop, the VCC regulator draws power from the BIAS input instead of V_{IN} . Connecting the BIAS pin to V_{OUT} in applications with V_{OUT} greater than 8.5 V improves the efficiency of the regulator in the buck mode.

For low V_{IN} operation, ensure that the VCC voltage is sufficient to fully enhance the MOSFETs. Use an external bias supply if V_{IN} dips below the voltage required to sustain the VCC voltage. For these conditions, use a series blocking diode between the input supply and the VIN pin (Figure 21). This prevents VCC from back-feeding into V_{IN} through the body diode of the VCC regulator.

A ceramic capacitor of 16 V or higher voltage rating and a value between 1 μ F and 4.7 μ F is required to supply the VCC regulator load transients. The VCC bypass capacitor should be connected between VCC and PGND pins.




Figure 21. VCC Regulator and Optional BIAS

Submit Documentation Feedback

Feature Description (continued)

7.3.3 Enable/UVLO


The LM34936-Q1 has a dual function enable and undervoltage lockout (UVLO) circuit. The EN/UVLO pin has three distinct voltage ranges: shutdown, standby, and operating (see *Shutdown, Standby, and Operating Modes*). When the EN/UVLO pin is below the standby threshold $V_{EN(STBY)}$, the converter is held in a low power shutdown mode. When EN/UVLO voltage is greater than the standby threshold $V_{EN(STBY)}$ but less than the operating threshold $V_{EN(OP)}$, the internal bias rails and the VCC regulator are enabled but the soft-start (SS) pin is held low and the PWM controller is disabled. A pull-up current $I_{EN(STBY)}$ is sourced out of the EN/UVLO pin in standby mode to provide hysteresis between the shutdown mode and the standby mode. When EN/UVLO is greater than the operating threshold $V_{EN(OP)}$ and VCC is above the undervoltage threshold $V_{UV(VCC)}$, the controller starts operation. A hysteresis current $\Delta I_{HYS(OP)}$ is sourced out of the EN/UVLO pin when the EN/UVLO input exceeds the operating threshold to provide hysteresis that prevents on/off chattering in the presence of noise with a slowly changing input voltage.

The V_{IN} UVLO threshold is typically set by a resistor divider from V_{IN} to AGND (Figure 22). The turn-on threshold $V_{IN(UV)}$ is calculated using Equation 1 where R_{UV2} is the upper resistor and R_{UV1} is the lower resistor in the EN/UVLO resistor divider:

$$V_{IN(UV)} = V_{EN(OP)} \times \left(1 + \frac{R_{UV2}}{R_{UV1}}\right) - R_{UV2} \times I_{EN(STBY)}$$
(1)

The hysteresis between the UVLO turn-on threshold and turn-off threshold is set by the upper resistor in the EN/UVLO resistor divider and is given by:

$$\Delta V_{HYS(UV)} = \Delta I_{HYS(OP)} \times R_{UV2}$$
(2)



Copyright © 2018, Texas Instruments Incorporated

Figure 22. UVLO Threshold Programming

7.3.4 Soft-Start

The LM34936-Q1 soft-start time is programmed using a soft-start capacitor from the SS pin to AGND. When the converter is enabled, an internal current source (I_{SS}) charges the soft-start capacitor. When the SS pin voltage is below the feedback reference voltage V_{REF} , the soft-start pin controls the regulated FB voltage. Once SS exceeds V_{REF} , the soft-start interval is complete and the error amplifier is referenced to V_{REF} . The soft-start time is given by Equation 3:

$$t_{ss} = \frac{C_{SS} \times V_{REF}}{I_{SS}} \tag{3}$$

The soft-start capacitor is internally discharged when the converter is disabled because of EN/UVLO falling below the operating threshold or VCC falling below the VCC UV threshold. The soft-start pin is also discharged when the converter is in hiccup mode current limiting or in thermal shutdown. When average input or output current limiting is active, the soft-start capacitor is discharged by the constant current loop transconductance (gm) amplifier to limit either input or output current.

TEXAS INSTRUMENTS

Feature Description (continued)

7.3.5 Overcurrent Protection

The LM34936-Q1 provides cycle-by-cycle current limit to protect against overcurrent and short circuit conditions. In buck operation, the sensed valley voltage across the CSG and CS pins is limited to $V_{CS(BUCK)}$. The high-side buck switch skips a cycle if the sensed voltage does not fall below this threshold during the buck switch off time. In boost operation, the maximum peak voltage across CS and CSG is limited to $V_{CS(BOOST)}$. If the peak current in the low-side boost switch causes the voltage across CS and CSG to exceed this threshold voltage, the boost switch is turned off for the remainder of the clock cycle.

Applying the appropriate voltage to the MODE pin of the LM34936-Q1 enables hiccup mode fault protection (see MODE Pin Configuration). In the hiccup mode, the controller shuts down after detecting cycle-by-cycle current limiting for 128 consecutive cycles and the soft-start capacitor is discharged. The soft-start capacitor is automatically released after 4000 oscillator clock cycles and the controller restarts. If hiccup mode protection is not enabled through the MODE pin, the LM34936-Q1 operates in cycle-by-cycle current limiting as long as the overload condition persists.

7.3.6 Average Input/Output Current Limiting

The LM34936-Q1 provides optional average current limiting capability to limit either the input or the output current of the DC/DC converter. The average current limiting circuit uses an additional current sense resistor connected in series with the input supply or output voltage of the converter. A current sense gm amplifier with inputs at the ISNS(+) and ISNS(-) pins monitors the voltage across the sense resistor and compares it with an internal 50-mV reference. If the drop across the sense resistor is greater than 50 mV, the gm amplifier gradually discharges the soft-start capacitor. When the soft-start capacitor discharges below the feedback reference voltage V_{REF} , the output voltage of the converter decreases to limit the input or output current. The average current limiting feature can be used in applications requiring a regulated current from the input supply or into the load. The target constant current is given by Equation 4:

$$I_{CL(AVG)} = \frac{50 \text{ mV}}{R_{SNS}} \tag{4}$$

A filter network as shown in Figure 25 is often used across ISNS(+) and ISNS(-) pins to filter the ripple in the average current sense signal.

The average current loop can be disabled by shorting the ISNS(+) and ISNS(-) pins together to AGND.

7.3.7 Operation Above 28-V Input

For application where input voltage is higher than 28 V, a 2-k Ω resistor in series with the VISNS pin is required as shown in Figure 25.

7.3.8 CCM Operation

The LM34936-Q1 works in continuous conduction mode (CCM). In CCM operation the inductor current can flow in either direction and the controller switches at a fixed frequency regardless of the load current. The CCM operation is useful for noise-sensitive applications where a fixed switching eases filter design.

7.3.9 Frequency and Synchronization (RT/SYNC)

The LM34936-Q1 switching frequency can be programmed between 100 kHz and 600 kHz using a resistor from the RT/SYNC pin to AGND. The R_T resistor is related to the nominal switching frequency (F_{sw}) by the Equation 5:


$$R_{T} = \frac{\left(\frac{1}{F_{sw}}\right) - 190 \text{ ns}}{116 \text{ pF}}$$
(5)

Figure 3 in the *Typical Characteristics* shows the relationship between the programmed switching frequency (F_{sw}) and the R_T resistor.

The RT/SYNC pin can also be used for synchronizing the internal oscillator to an external clock signal. The external synchronization pulse is ac coupled using a capacitor to the RT/SYNC pin. The external synchronization pulse frequency range is 75% to 125% of the resistor programmed frequency. A 50% duty cycle is acceptable for external SYNC.

6 Submit Documentation Feedback

Feature Description (continued)



Copyright © 2018, Texas Instruments Incorporated

Figure 23. Using External SYNC

7.3.10 Frequency Dithering

The LM34936-Q1 provides an optional frequency dithering function that is enabled by connecting a capacitor from DITH to AGND. Figure 24 illustrates the dithering circuit. A triangular waveform centered at 1.22 V is generated across the CDITH capacitor. This triangular waveform modulates the oscillator frequency by 10% of the nominal frequency set by the R_T resistor. The C_{DITH} capacitance value sets the rate of the low frequency modulation. A lower C_{DITH} capacitance will modulate the oscillator frequency at a faster rate than a higher capacitance. For the dithering circuit to effectively reduce peak EMI, the modulation rate must be much less than the oscillator frequency (F_{sw}). Equation 6 calculates the DITH pin capacitance required to set the modulation frequency, F_{MOD}. Connecting the DITH pin directly to AGND disables frequency dithering, and the internal oscillator operates at a fixed frequency set by the RT resistor. Dither is disabled when external SYNC is used.




Figure 24. Dither Operation

Copyright © 2018, Texas Instruments Incorporated

7.3.11 Output Overvoltage Protection (OVP)

The LM34936-Q1 provides an output overvoltage protection (OVP) circuit that turns off the gate drives when the feedback voltage is above the output overvoltage threshold V_{OVP}. Switching resumes once the feedback voltage falls below the OVP threshold. There is a small hysteresis to prevent chattering.

7.3.12 Power Good (PGOOD)

Copyright © 2018, Texas Instruments Incorporated

PGOOD is an open drain output that is pulled low when the voltage at the FB pin is outside -9% / +10% of the nominal V_{RFF}. The PGOOD internal N-Channel MOSFET pull-down strength is typically 4.2 mA. This pin can be connected to a voltage supply of up to 8 V through a pullup resistor.

TEXAS INSTRUMENTS

Feature Description (continued)

7.3.13 Gm Error Amplifier

The LM34936-Q1 has a gm error amplifier for loop compensation. The gm amplifier output (COMP) range is 0.3 V to 3 V. Connect an R_{c1} - C_{c1} compensation network between COMP and ground for type II (PI) compensation (see Figure 25). Another pole is usually added using C_{c2} to suppress higher frequency noise and switching frequency ripple.

The COMP output voltage (V_{COMP}) range limits the possible V_{IN} and I_{OUT} range for a given design. In buck mode, the maximum V_{IN} for which the converter can regulate the output at no load is when V_{COMP} reaches 0.3 V. Equation 7 gives V_{COMP} as a function of V_{IN} at no load in CCM buck mode:

$$V_{COMP(BUCK)} = 1.6 \text{ V} - A_{CS} \cdot R_{SENSE} \cdot \frac{V_{OUT}}{2 \cdot L1 \cdot F_{sw}} \cdot (1 - D_{BUCK}) - \frac{2 \mu S \cdot (V_{IN} - V_{OUT}) + 6 \mu A}{C_{SLOPE} \cdot F_{sw}} \cdot (1 - D_{BUCK})$$

$$(7)$$

Where D_{BUCK} in Equation 7 is the buck duty cycle given by:

$$D_{BUCK} = \frac{V_{OUT}}{V_{IN}}$$
 (8)

A larger L1, lower slope ripple (higher C_{SLOPE}), smaller sense resistor (R_{SENSE}), and higher frequency can increase the maximum V_{IN} range for buck operation.

For boost mode, the minimum V_{IN} for which the converter can regulate the output at full load is when V_{COMP} reaches 3 V. Equation 9 gives V_{COMP} as a function of V_{IN} in boost mode:

$$V_{COMP(BOOST)} = 1.6 \text{ V} + A_{CS} \cdot R_{SENSE} \cdot \left(I_{OUT} \cdot \frac{V_{OUT}}{V_{IN}} + \frac{V_{IN}}{2 \cdot L1 \cdot F_{sw}} \cdot D_{BOOST} \right) + \frac{2 \mu S \cdot \left(V_{OUT} - V_{IN} \right) + 5 \mu A}{C_{SLOPE} \cdot F_{sw}} \cdot D_{BOOST}$$
(9)

Where D_{BOOST} in the Equation 9 is the boost duty cycle given by:

$$D_{BOOST} = 1 - \frac{V_{IN}}{V_{OUT}}$$
 (10)

A larger L1, lower slope ripple (higher C_{SLOPE}), smaller sense resistor (R_{SENSE}), and higher frequency can extend the minimum V_{IN} range for boost operation.

7.3.14 Integrated Gate Drivers

The LM34936-Q1 provides four N-channel MOSFET gate drivers: two floating high-side gate drivers at the HDRV1 and HDRV2 pins, and two ground referenced low-side drivers at the LDRV1 and LDRV2 pins. Each driver is capable of sourcing 1.8 A and sinking 2.2 A peak current. In buck operation, LDRV1 and HDRV1 are switched by the PWM controller while HDRV2 remains continuously on. In boost operation, LDRV2 and HDRV2 are switched while HDRV1 remains continuously on.

The low-side gate drivers are powered from VCC and the high-side gate drivers HDRV1 and HDRV2 are powered from bootstrap capacitors C_{BOOT1} (between BOOT1 and SW1) and C_{BOOT2} (between BOOT2 and SW2) respectively. The C_{BOOT1} and C_{BOOT2} capacitors are charged through external Schottky diodes connected to the VCC pin as shown in Figure 25.

In most applications, ceramic capacitors of 16-V or higher voltage rating and values between 0.1 μ F and 0.22 μ F are sufficient for C_{BOOT1} and C_{BOOT2} .

7.3.15 Thermal Shutdown

The LM34936-Q1 is protected by a thermal shutdown circuit that shuts down the device when the internal junction temperature exceeds 165°C (typical). The soft-start capacitor is discharged when thermal shutdown is triggered and the gate drivers are disabled. The converter automatically restarts when the junction temperature drops by the thermal shutdown hysteresis of 15°C below the thermal shutdown threshold.

Submit Documentation Feedback



7.4 Device Functional Modes

See *Enable/UVLO* for the description of EN/UVLO pin function. *Shutdown, Standby, and Operating Modes* lists the shutdown, standby, and operating modes for LM34936-Q1 as a function of EN/UVLO and VCC voltages.

7.4.1 Shutdown, Standby, and Operating Modes

EN/UVLO	VCC	DEVICE MODE
EN/UVLO < V _{EN(STBY)}	_	Shutdown: VCC off, No switching
$V_{EN(STBY)} < EN/UVLO < V_{EN(OP)}$	_	Standby: VCC on, No switching
$EN/UVLO > V_{EN(OP)}$	VCC < V _{UV(VCC)}	Standby: VCC on, No switching
EN/UVLO > V _{EN(OP)}	VCC > V _{UV(VCC)}	Operating: VCC on, Switching enabled

7.4.2 MODE Pin Configuration

The MODE pin is used to select hiccup mode current limit. The MODE selection is based on the voltages at the MODE pin. The MODE voltage is decided by the programming resistor R_{MODE} between MODE and AGND, and the source current out of the MODE pin (I_{MODE}). MODE is latched during startup.

MODE PIN CONNECTION	HICCUP FAULT PROTECTION
R_{MODE} to AGND = 200 k Ω or connect MODE to VCC	No hiccup
R_{MODE} to AGND = 93.1 k Ω	Hiccup enabled

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM34936-Q1 is a four-switch buck-boost controller. A quick-start tool on the LM34936-Q1 product webpage can be used to design a buck-boost converter using the LM34936-Q1. Alternatively, Webench® software can create a complete buck-boost design using the LM34936-Q1 and generate bill of materials, estimate efficiency, solution size, and cost of the complete solution. *Typical Application* describes a detailed step-by-step design procedure for a typical application circuit.

8.2 Typical Application

A typical application example is a buck-boost converter operating from a wide input voltage range of 6 V to 30 V and providing a stable 12-V output voltage with current capability of 6 A.




Figure 25. LM34936-Q1 Four-Switch Buck Boost Application Schematic

) Submit

Typical Application (continued)

8.2.1 Design Requirements

For this design example, the following are used as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	6 V to 30 V
Output	12 V
Load current	6 A
Switching frequency	300 kHz
Mode	CCM, Hiccup

8.2.2 Detailed Design Procedure

8.2.2.1 Frequency

The switching frequency of LM34936-Q1 is set by an R_T resistor connected from RT/SYNC pin to AGND. The R_T resistor required to set the desired frequency is calculated using Equation 5 or Figure 3. A 1% standard resistor of 27.4 k Ω is selected for F_{SW} = 300 kHz.

8.2.2.2 V_{OUT}

The output voltage is set using a resistor divider to the FB pin. The internal reference voltage is 0.8 V. Normally the bottom resistor in the resistor divider is selected to be in the 1-k Ω to 100-k Ω range. Select

$$R_{FB1} = 20 \text{ k}\Omega \tag{11}$$

The top resistor in the feedback resistor divider is selected using Equation 12:

$$R_{FB2} = \frac{V_{OUT} - 0.8 \text{ V}}{0.8 \text{ V}} \times R_{FB1} = 280 \text{ k}\Omega$$
 (12)

8.2.2.3 Inductor Selection

The inductor selection is based on consideration of both buck and boost modes of operation. For the buck mode, inductor selection is based on limiting the peak to peak current ripple ΔI_L to approximately 40% of the maximum inductor current at the maximum input voltage. The target inductance for the buck mode is:

$$L_{BUCK} = \frac{(V_{IN(MAX)} - V_{OUT}) \times V_{OUT}}{0.4 \times I_{OUT(MAX)} \times F_{sw} \times V_{IN(MAX)}} = 12.7 \,\mu\text{H}$$
(13)

For the boost mode, the inductor selection is based on limiting the peak to peak current ripple ΔI_L to approximately 30% of the maximum inductor current at the minimum input voltage. The target inductance for the boost mode is:

$$L_{BOOST} = \frac{V_{IN(MIN)}^2 \times (V_{OUT} - V_{IN(MIN)})}{0.3 \times I_{OUT(MAX)} \times F_{sw} \times V_{OUT}^2} = 2.8 \,\mu\text{H}$$
(14)

In this particular application, the buck inductance is larger. Choosing a larger inductance reduces the ripple current but also increases the size of the inductor. A larger inductor also reduces the achievable bandwidth of the converter by moving the right half plane zero to lower frequencies. Therefore a judicious compromise should be made based on the application requirements. For this design a $4.7-\mu H$ inductor is selected. With this inductor selection, the inductor current ripple is 5.1 A, 4.3 A, and 2.1 A, at V_{IN} of 30 V, 24 V, and 6 V respectively.

The maximum average inductor current occurs at the minimum input voltage and maximum load current:

$$I_{L(MAX)} = \frac{V_{OUT} \times I_{OUT(MAX)}}{0.9 \times V_{IN(MIN)}} = 13.3 \text{ A}$$
(15)

where a 90% efficiency is assumed. The peak inductor current occurs at minimum input voltage and is given by:

$$I_{L(PEAK)} = I_{L(MAX)} + \frac{V_{IN(MIN)} \times (V_{OUT} - V_{IN(MIN)})}{2 \times L1 \times F_{sw} \times V_{OUT}} = 14.4 \text{ A}$$

$$(16)$$

To ensure sufficient output current, the current limit threshold must be set to allow the maximum load current in boost operation. The inductor peak current during overload depends on the current limit resistor R_{SENSE} (refer to the sub-section on selecting R_{SENSE}). The peak inductor current in current limit when in boost mode is given by:

$$I_{L(PEAK, ILIMIT, BOOST)} = \frac{120 \text{ mV}}{R_{SENSE}}$$
(17)

The peak inductor current in current limit when in buck mode happens at high input voltage and is given by:

$$I_{L(PEAK, ILIMIT, BUCK)} = \frac{80 \text{ mV}}{R_{SENSE}} + \frac{\left(V_{IN(MAX)} - V_{OUT}\right)}{L1 \times F_{sw}} \times \left(\frac{V_{OUT}}{V_{IN(MAX)}}\right)$$
(18)

The peak inductor current in current limit is 15 A and 16.5 A in boost mode and buck mode respectively. The inductor should be selected to handle this current.

8.2.2.4 Output Capacitor

In the boost mode, the output capacitor conducts high ripple current. The output capacitor RMS ripple current is given by Equation 19 where the minimum V_{IN} corresponds to the maximum capacitor current.

$$I_{COUT(RMS)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} - 1}$$
(19)

In this example the maximum output ripple RMS current is $I_{COUT(RMS)} = 6$ A. A 5-m Ω output capacitor ESR causes an output ripple voltage of 60 mV as given by:

$$\Delta V_{RIPPLE(ESR)} = \frac{I_{OUT} \times V_{OUT}}{V_{IN(MIN)}} \times ESR$$
(20)

A 400 µF output capacitor causes a capacitive ripple voltage of 25 mV as given by:

$$\Delta V_{RIPPLE(COUT)} = \frac{I_{OUT} \times \left(1 - \frac{V_{IN(MIN)}}{V_{OUT}}\right)}{C_{OUT} \times F_{sw}}$$
(21)

Typically a combination of ceramic and bulk capacitors is needed to provide low ESR and high ripple current capacity. The complete schematic in Figure 25 at the end of this section shows a good starting point for C_{OUT} for typical applications.

8.2.2.5 Input Capacitor

In the buck mode, the input capacitor supplies high ripple current. The RMS current in the input capacitor is given by:

$$I_{\text{CIN(RMS)}} = I_{\text{OUT}} \sqrt{D \times (1 - D)}$$
(22)

The maximum RMS current occurs at D = 0.5, which gives $I_{CIN(RMS)} = I_{OUT}/2 = 3$ A. A combination of ceramic and bulk capacitors should be used to provide short path for high di/dt current and to reduce the output voltage ripple. The complete schematic in Figure 25 is a good starting point for C_{IN} for typical applications.

8.2.2.6 Sense Resistor (R_{SENSE})

The current sense resistor between the CS and CSG pins should be selected to ensure that current limit is set high enough for both buck and boost modes of operation. For the buck operation, the current limit resistor is given by:

$$R_{SENSE(BUCK)} = \frac{80 \text{ mV}}{I_{OUT(MAX)}} = 13 \text{ m}\Omega$$
(23)

For the boost mode of operation, the current limit resistor is given by:

$$R_{SENSE(BOOST)} = \frac{120 \text{ mV}}{I_{L(PEAK)}} = 8.3 \text{ m}\Omega$$
 (24)

22

www.ti.com SNVSB97 - DECEMBER 2018

The closest standard value of $R_{SENSE} = 8 \text{ m}\Omega$ is selected based on the boost mode operation.

The maximum power dissipation in R_{SENSE} happens at V_{IN(MIN)}:

$$P_{\text{RSENSE(MAX)}} = \left(\frac{120\,\text{mV}}{R_{\text{SENSE}}}\right)^2 \cdot R_{\text{SENSE}} \cdot \left(1 - \frac{V_{\text{IN(MIN)}}}{V_{\text{OUT}}}\right) = 0.9\,\text{W}$$
(25)

Therefore, a sense resistor with 2 W power rating is sufficient for this application.

For some application circuits, it may be required to add a filter network to attenuate noise in the CS and CSG sense lines. See Figure 25 for typical values. The filter resistance must not exceed 100 Ω .

8.2.2.7 Slope Compensation

For stable current loop operation and to avoid sub-harmonic oscillations, select the slope capacitor based on Equation 26:

$$C_{SLOPE} = gm_{SLOPE} \times \frac{L1}{R_{SENSE} \times A_{CS}} = 2 \mu S \times \frac{4.7 \mu H}{8 m\Omega \times 5} = 235 pF \tag{26}$$

This slope compensation results in "dead-beat" operation, in which the current loop disturbances die out in one switching cycle. Theoretically a current mode loop is stable with half the "dead-beat" slope (twice the calculated slope capacitor value in Equation 26). A smaller slope capacitor results in larger slope signal which is better for noise immunity in the transition region ($V_{IN} \sim V_{OUT}$). A larger slope signal, however, restricts the achievable input voltage range for a given output voltage, switching frequency, and inductor. For this design $C_{SLOPE} = 220$ pF is selected for better transition region behavior while still providing the required V_{IN} range. This selection of slope capacitor, inductor, switching frequency, and inductor satisfies the COMP range limitation explained in Gm Error Amplifier section.

8.2.2.8 UVLO

The UVLO resistor divider must be designed for turnon below 6 V. Selecting a R_{UV2} = 249 k Ω gives a UVLO hysteresis of 0.8 V based on Equation 2. The lower UVLO resistor is the selected using Equation 27:

$$R_{UV1} = \frac{R_{UV2} \times V_{EN(OP)}}{V_{IN(UV)} + I_{EN(STBY)} \times R_{UV2} - V_{EN(OP)}}$$
(27)

A standard value of 59.0 k Ω is selected for R_{IIV1}.

When programming the UVLO threshold for lower input voltage operation, it is important to choose MOSFETs with gate (Miller) plateau voltage lower than the minimum V_{IN} .

8.2.2.9 Soft-Start Capacitor

The soft-start time is programmed using the soft-start capacitor. The relationship between C_{SS} and the soft-start time is given by:

$$t_{ss} = \frac{C_{SS} \times V_{REF}}{I_{SS}}$$
 (28)

 $C_{SS} = 0.1 \,\mu\text{F}$ gives a soft-start time of 16 ms.

8.2.2.10 Dither Capacitor

The dither capacitor sets the modulation frequency of the frequency dithering around the nominal switching frequency. A larger C_{DITH} results in lower modulation frequency. For proper operation the modulation frequency (F_{MOD}) must be much lower than the switching frequency. Use Equation 29 to select C_{DITH} for the target modulation frequency.

$$C_{DITH} = \frac{10 \,\mu\text{A}}{F_{MOD} \times 0.24 \,\text{V}} \tag{29}$$

For the current design dithering is not being implemented. Therefore a 0 Ω resistor from the DITH pin to AGND disables this feature.

Copyright © 2018, Texas Instruments Incorporated

Submit Documentation Feedback

TRUMENTS

8.2.2.11 MOSFETs QH1 and QL1

The input side MOSFETs QH1 and QL1 need to withstand the maximum input voltage of 30 V. In addition they must withstand the transient spikes at SW1 during switching. Therefore QH1 and QL1 should be rated for 60 V or higher. The gate plateau voltages of the MOSFETs should be smaller than the minimum input voltage of the converter, otherwise the MOSFETs may not fully enhance during startup or overload conditions.

The power loss in QH1 in the boost mode of operation is approximated by:

$$P_{COND(QH1)} = \left(I_{OUT} \cdot \frac{V_{OUT}}{V_{IN}}\right)^{2} \cdot R_{DSON(QH1)}$$
(30)

The power loss in QH1 in the buck mode of operation consists of both conduction and switching loss components given by Equation 31 and Equation 32 respectively:

$$P_{COND(QH1)} = \left(\frac{V_{OUT}}{V_{IN}}\right) \cdot I_{OUT}^{2} \cdot R_{DSON(QH1)}$$
(31)

$$P_{SW(QH1)} = \frac{1}{2} \cdot V_{IN} \cdot I_{OUT} \cdot (t_r + t_f) \cdot F_{sw}$$
(32)

The rise (t_r) and the fall (t_f) times are based on the MOSFET datasheet information or measured in the lab. Typically a MOSFET with smaller R_{DSON} (smaller conduction loss) will have longer rise and fall times (larger switching loss).

The power loss in QL1 in the buck mode of operation is shown in Equation 33:

$$P_{COND(QL1)} = \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \cdot I_{OUT}^{2} \cdot R_{DSON(QL1)}$$
(33)

8.2.2.12 MOSFETs QH2 and QL2

The output side MOSFETs QH2 and QL2 see the output voltage of 12 V and additional transient spikes at SW2 during switching. Therefore QH2 and QL2 should be rated for 20 V or more. The gate plateau voltages of the MOSFETs should be smaller than the minimum input voltage of the converter, otherwise the MOSFETs may not fully enhance during startup or overload conditions.

The power loss in QH2 in the buck mode of operation is approximated by:

$$P_{COND(QH2)} = I_{OUT}^{2} \cdot R_{DSON(QH2)}$$
(34)

The power loss in QL2 in the boost mode of operation consists of both conduction and switching loss components given by Equation 35 and Equation 36 respectively:

$$P_{COND(QL2)} = \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \cdot \left(I_{OUT} \cdot \frac{V_{OUT}}{V_{IN}}\right)^2 \cdot R_{DSON(QL2)}$$
(35)

$$P_{SW(QL2)} = \frac{1}{2} \cdot V_{OUT} \cdot \left(I_{OUT} \cdot \frac{V_{OUT}}{V_{IN}} \right) \cdot \left(t_r + t_f \right) \cdot F_{sw}$$
(36)

The rise (t_r) and the fall (t_f) times can be based on the MOSFET datasheet information or measured in the lab. Typically a MOSFET with smaller R_{DSON} (lower conduction loss) has longer rise and fall times (larger switching loss).

The power loss in QH2 in the boost mode of operation is shown in Equation 37:

$$P_{COND(QH2)} = \frac{V_{IN}}{V_{OUT}} \cdot \left(I_{OUT} \cdot \frac{V_{OUT}}{V_{IN}}\right)^2 \cdot R_{DSON(QH2)}$$
(37)

Submit Documentation Feedback

8.2.2.13 Frequency Compensation

This section presents the control loop compensation design procedure for the LM34936-Q1 buck-boost controller. The LM34936-Q1 operates mainly in buck or boost modes, separated by a transition region, and therefore the control loop design is done for both buck and boost operating modes. Then a final selection of compensation is made based on the mode that is more restrictive from a loop stability point of view. Typically for a converter designed to go deep into both buck and boost operating regions, the boost compensation design is more restrictive due to the presence of a right half plane zero (RHPZ) in the boost mode.

The boost power stage output pole location is given by:

$$f_{\text{p1(boost)}} = \frac{1}{2\pi} \left(\frac{2}{R_{\text{OUT}} \times C_{\text{OUT}}} \right) = 398 \text{ Hz}$$
 (38)

where $R_{OUT} = 2 \Omega$ corresponds to the maximum load of 6 A.

The boost power stage ESR zero location is given by:

$$f_{z1} = \frac{1}{2\pi} \left(\frac{1}{R_{ESR} \times C_{OUT}} \right) = 79.6 \text{ kHz}$$
 (39)

The boost power stage RHP zero location is given by:

$$f_{\text{RHP}} = \frac{1}{2\pi} \left(\frac{R_{\text{OUT}} \times (1 - D_{\text{MAX}})^2}{L1} \right) = 16.9 \text{ kHz}$$
 (40)

where D_{MAX} is the maximum duty cycle at the minimum V_{IN} .

The buck power stage output pole location is given by:

$$f_{\text{p1(buck)}} = \frac{1}{2\pi} \left(\frac{1}{R_{\text{OUT}} \times C_{\text{OUT}}} \right) = 199 \text{ Hz}$$
(41)

The buck power stage ESR zero location is the same as the boost power stage ESR zero.

It is clear from Equation 40 that RHP zero is the main factor limiting the achievable bandwidth. For a robust design the crossover frequency should be less than 1/3 of the RHP zero frequency. Given the position of the RHP zero, a reasonable target bandwidth in boost operation is around 4 kHz:

$$f_{\mathsf{bW}} = 4 \; \mathsf{kHz}$$

For some power stages, the boost RHP zero might not be as restrictive. This happens when the boost maximum duty cycle (D_{MAX}) is small, or when a really small inductor is used. In those cases, compare the limits posed by the RHP zero (f_{RHP}/3) with 1/20 of the switching frequency and use the smaller of the two values as the achievable bandwidth.

The compensation zero can be placed at 1.5 times the boost output pole frequency. Keep in mind that this locates the zero at 3 times the buck output pole frequency which results in approximately 30 degrees of phase loss before crossover of the buck loop and 15 degrees of phase loss at intermediate frequencies for the boost loop:

$$f_{\rm zc} = 600 \, \mathrm{Hz} \tag{43}$$

If the crossover frequency is well below the RHP zero and the compensation zero is placed well below the

crossover frequency is well below the KTH Zero and the compensation Zero is placed well below the crossover, the compensation gain resistor
$$R_{c1}$$
 is calculated using the approximation:
$$R_{c1} = \frac{2\pi \times f_{bw}}{gm_{EA}} \times \frac{R_{FB1} + R_{FB2}}{R_{FB1}} \times \frac{A_{CS} \times R_{SENSE} \times C_{OUT}}{1 - D_{MAX}} = 9.49 \text{ k}\Omega$$
(44)

where D_{MAX} is the maximum duty cycle at the minimum V_{IN} in boost mode and A_{CS} is the current sense amplifier gain. The compensation capacitor Cc1 is then calculated from:

$$C_{c1} = \frac{1}{2 \times \pi \times f_{zc} \times R_{c1}} = 27.9 \text{ nF}$$
 (45)


The standard values of compensation components are selected to be $R_{c1} = 10 \text{ k}\Omega$ and $C_{c1} = 33 \text{ nF}$.

A high frequency pole (f_{pc2}) is placed using a capacitor (C_{c2}) in parallel with R_{c1} and C_{c1} . Set the frequency of this pole at 7 to 10 times of f_{bw} to provide attenuation of switching ripple and noise on COMP while avoiding excessive phase loss at the crossover frequency. For a target $f_{pc2} = 28$ kHz, C_{c2} is calculated using this equation:

$$C_{c2} = \frac{1}{2 \times \pi \times f_{pc2} \times R_{c1}} = 568 \, pF$$
 (46)

Select a standard value of 560 pF for C_{c2} . These values provide a good starting point for the compensation design. Each design should be tuned in the lab to achieve the desired balance between stability margin across the operating range and transient response time.

8.2.3 Application Curves



9 Power Supply Recommendations

The LM34936-Q1 is a power management device. The power supply for the device is any dc voltage source within the specified input range. The supply should also be capable of supplying sufficient current based on the maximum inductor current in boost mode operation. The input supply should be bypassed with additional electrolytic capacitor at the input of the application board to avoid ringing due to parasitic impedance of the connecting cables.

10 Layout

10.1 Layout Guidelines

The basic PCB board layout requires separation of sensitive signal and power paths. This checklist must be followed to get good performance for a well-designed board.

- Place the power components including the input filter capacitor C_{IN}, the power MOSFETs QL1 and QH1, and the sense resistor R_{SENSE} close together to minimize the loop area for input switching current in buck operation.
- Place the power components including the output filter capacitor C_{OUT}, the power MOSFETs QL2 and QH2, and the sense resistor R_{SENSE} close together to minimize the loop area for output switching current in boost operation.
- Use a combination of bulk capacitors and smaller ceramic capacitors with low series impedance for the input
 and output capacitors. Place the smaller capacitors closer to the IC to provide a low impedance path for high
 di/dt switching currents.
- Minimize the SW1 and SW2 loop areas as these are high dv/dt nodes.
- Layout the gate drive traces and return paths as directly as possible. Layout the forward and return traces close together, either running side by side or on top of each other on adjacent layers to minimize the inductance of the gate drive path.
- Use Kelvin connections to R_{SENSE} for the current sense signals CS and CSG and run lines in parallel from the R_{SENSE} terminals to the IC pins. Avoid crossing noisy areas such as SW1 and SW2 nodes or high-side gate drive traces. Place the filter capacitor for the current sense signal as close to the IC pins as possible.
- Place the C_{IN}, C_{OUT}, and R_{SENSE} ground pins as close as possible with thick ground trace and/or planes on multiple layers.
- Place the VCC bypass capacitor close to the controller IC, between the VCC and PGND pins. A 1-μF ceramic capacitor is typically used.
- Place the BIAS bypass capacitor close to the controller IC, between the BIAS and PGND pins. A 0.1-μF ceramic capacitor is typically used.
- Place the BOOT1 bootstrap capacitor close to the IC and connect directly to the BOOT1 to SW1 pins.
- Place the BOOT2 bootstrap capacitor close to the IC and connect directly to the BOOT2 to SW2 pins.
- Bypass the V_{IN} pin to AGND with a low ESR ceramic capacitor located close to the controller IC. A 0.1- μ F ceramic capacitor is typically used. When using external BIAS, use a diode between input rails and V_{IN} pins to prevent reverse conduction when V_{IN} < VCC.
- Connect the feedback resistor divider between the C_{OUT} positive terminal and AGND pin of the IC. Place the components close to the FB pin.
- Use care to separate the power and signal paths so that no power or switching current flows through the AGND connections which can either corrupt the COMP, SLOPE, or SYNC signals, or cause dc offset in the FB sense signal. The PGND and AGND traces can be connected near the PGND pin, near the VCC capacitor PGND connection, or near the PGND connection of the CS, CSG pin current sense resistor.
- When using the average current loop, divide the overall capacitor (C_{IN} or C_{OUT}) between the two sides of the sense resistor to ensure small cycle-by-cycle ripple. Place the average current loop filter capacitor close to the IC between the ISNS(+) and ISNS(-) pins.

TEXAS INSTRUMENTS

10.2 Layout Example




Figure 30. LM34936-Q1 Power Stage Layout

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

See TI homepage for latest technical document including application notes, user guides, and reference designs.

IC Package Thermal Metrics application report, Semiconductor and IC Package Thermal Metrics.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. Webench is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM34936QPWPRQ1	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	LM34936Q1	Samples
LM34936QPWPTQ1	ACTIVE	HTSSOP	PWP	28	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	LM34936Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

6-Feb-2020

OTHER QUALIFIED VERSIONS OF LM34936-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Feb-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM34936QPWPRQ1	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
LM34936QPWPTQ1	HTSSOP	PWP	28	250	180.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 16-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM34936QPWPRQ1	HTSSOP	PWP	28	2000	350.0	350.0	43.0
LM34936QPWPTQ1	HTSSOP	PWP	28	250	213.0	191.0	55.0

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated