

Osptek Display

AMOLED SPECIFICATION

Model No:

AM160Q320360ZS1

osptek[®]

Revision History

Version	Contents	Date	Note
00	Original	2026.6.10	

Contents

No.	Item	Page
1.	Scope	3/13
2	Features	4/13
3	General Specifications	5/13
4	Electrical Specifications	7/13
5	Reliability Test Condition and Methods	11/13
6	Interface Pin Connection	12/13
7	Outline Dimension	13/13

1. Scope

This specification applies to the OLED module which is designed and manufactured by Shenzhen Osprey Optoelectronics Technology Co., Ltd.

2. Features

- 1.6" OLED
- Supported 320(RGB)*360
- Driver IC(1 Chip): CO5300
- TP IC:CST820

3. General Specifications

No	Item	Specification	Unit
1	Display type	Rigid AMOLED	
2	Display Size	1.6"	Inch
3	Active Area	30.4 x 27.02	mm
4	Pixel Per inch	301	PPI
5	Resolution	320 X 360	
6	Color Depth	16.7M(24bit)	
7	Viewing Direction	All direction	
8	Pixel Aspect Ratio	1:1	
9	Frame rate	60HZ	
10	Driver IC (Type)	C05300	
11	Driver IC/ RAM Size	1/2RAM	
12	Panel bonding type	COF	
13	Interface	QSPI	
14	TFT Technology Type	LTPS	
15	TP IC	CST820	

4. Electrical Specifications

4.1 Absolute Maximum Ratings

Parameter	Symbol	Spec			Unit	Note
		Min.	Typ.	Max.		
Analog/boost power voltage	VCI	-0.3	-	5.5	V	-
I/O voltage	VDDIO	-0.3	-	5.5	V	-
Operating temperature	Top	-20	-	70	°C	-
Storage temperature	Tstg	-40	-	80	°C	-

4.2 DC Characteristics for Panel Driving

Power Characteristic:

Item	Symbol	Min.	Typ.	Max.	Unit	Remark
AMOLED Power Positive	ELVDD	3.25	3.3	3.35	V	-
AMOLED power Negative	ELVSS	-3.35	-3.3	-3.25	V	Ref
Digital Power supply	VDDIO	1.65	1.8	1.95	V	Ref
Analog Power supply	VCI	3.25	3.3	3.35	V	Ref

1) Normal Mode

Power Supply: VDDIO=1.8V VCI=3.3V ELVSS=-3.3V ELVDD=3.3V

Frame Frequency: $F_{frame}=60\text{HZ}$ @ 25degC, Brightness 500 nits, Command Mode,

Display Condition	Symbol	Min.	Typ.	Max.	Unit	Remark
100% Pixel On 500nits	IELVDD /ELVSS	-	21.6	26.10	mA	Ref
	IVCI	-	5.8	6.5	mA	Ref
	IVDDIO	-	5.5	5.8	mA	Ref

2) Idle Mode

Power Supply: VDDIO=1.8V VCI=3.3V

Frame Frequency: $F_{frame}=15\text{HZ}$ @ 25degC, Brightness 50 nits,

Display Condition	Symbol	Min.	Typ.	Max.	Unit	Remark
10% Pixel On 50 nits	IELVDD /ELVSS	-	-	-	mA	Supplied by Driver IC
	IVCI	-	3.4	4.0	mA	Ref
	IVDDIO	-	0.8	1	mA	Ref

3) Deep Standby Mode

Display Condition	Symbol	Min.	Typ.	Max.	Unit	Remark
Deep Standby	IVCI	-	-	3	uA	-
	IVDDIO	-	-	3	uA	-

4.3 Electrical properties

4.3.1 Direct current characteristic

PARAMETER	SYMBOL	MIN	MAX	UNIT
Operating Supply Voltage	V_{IN}	2.9	5.5	V
Operating Free-Air Temperature	T_A	-40	+85	°C

Supply Voltage Range

Table 2 ($T_A = -20^{\circ}\text{C} \sim +60^{\circ}\text{C}$)

Item	Symbol	Unit	Min.	Typ.	Max.	Test condition
Power supply voltage	IOVCC	V	1.65	2.80	3.60	-
	AVCI	V	1.65	1.80	IOVCC or VCI	-
	VCI	V	2.5	2.80	3.60	-

***POWER SUPPLY ***

VBAT 2.9 V — 5.5 V

4.3.2 Photoelectric characteristic

$V_{IN}=3.7\text{V}$, $AVDD=2.8\text{V}$, $OVDD=4.6\text{V}$, $OVSS=-2.4\text{V}$, $T_A=25^{\circ}\text{C}$, unless otherwise specified.						
Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Power Supply						
Input Supply Voltage	V_{IN}		2.9	3.7	5.5	V
Quiescent Current	I_Q	SWIRE=High, AVDD_EN=High, measured into VIN pin. No load	-	70	-	μA
Standby Current	I_{Standby}	AVDD_EN =High and SWIRE = low	-	20		μA
Shutdown Current	I_{SHDN}	AVDD_EN and SWIRE = low	-	0.1	1	μA
Under-Voltage Lockout Threshold	V_{UVLOH}	VIN Rising	--	2.75	2.85	V
	V_{UVLOL}	VIN falling	--	2.5	2.6	V
Thermal Shutdown	T_{SD}		--	140	--	°C
Thermal Shutdown Hysteresis	ΔT_{SD}		--	10	--	°C
SWIRE						
SWIRE Logical High-Level Voltage	V_{SRH}	$V_{IN}=2.9\text{V to } 5.5\text{V}$	1.2	-	-	V
SWIRE Logic Low-Level Voltage	V_{SRL}	$V_{IN}=2.9\text{V to } 5.5\text{V}$	0	-	0.4	V
SWIRE Turn-off Detection	$T_{\text{OFF_DLY}}$		300	-	-	μs
SWIRE Signal Stop Indicate Time	T_{STOP}		300	-	-	μs
SWIRE Rising Time	T_r		-	-	200	ns
SWIRE Falling Time	T_f		-	-	200	ns
Clocked SWIRE High	T_{ON}		2	-	20	μs
Clocked SWIRE Low	T_{OFF}		2	-	20	μs
Input Clocked SWIRE Frequency	F_{SWIRE}		25	-	250	KHz
AVDDEN						
AVDD Enable Input Voltage	V_{IH}	$V_{IN}=2.9\text{V to } 5.5\text{V}$	1.2	-	-	V
	V_{IL}	$V_{IN}=2.9\text{V to } 5.5\text{V}$	0	-	0.4	V
SIBO						

Positive Output Voltage Range	V _{OP}		2.7	-	5.4	V
Negative Output Voltage Range	V _{ON}		-4.8	-	-0.7	V
Switching Frequency	F _{SW}		1.2	1.5	1.8	MHz
Over Current Protection	I _{OCF}			0.75		A
AVDD LDO						
Positive Output Voltage Range	V _{AVDD RANGE}		2.6	2.8	3.5	V
Positive Output Voltage Accuracy	V _{AVDD ACC}		-1	-	1	%
Output Current Capability	I _{AVDD}		-	10	20	mA
Line Regulation	V _{AVDD LINE}	V _{IN} =2.9 to 5.5V, I _{AVDD} =1mA	-	2	5	mV
Load Regulation	V _{AVDD LOAD}	I _{AVDD} = 0 to 10mA	-	2	5	mV
Output Ripple	V _{AVDD RIPPLE}	I _{AVDD} = 5mA	-	-	10	mV
Current Limit	I _{AVDD LIMIT}		-	30	50	mA
Discharge Resistance	R _{AVDD RDIS}			100		Ω
Under Voltage Protection				80		%
UVP Detection Time				1.35		ms
OVDD LDO						
Positive Output Voltage Range	V _{OVDD RANGE}		2.6	4.6	5.3	V
Positive Output Voltage Accuracy	V _{OVDD ACC}		-1	-	1	%
Output Current Capability	I _{OVDD}		-	80	100	mA
Line Regulation	V _{OVDD LINE}	V _{IN} =2.9 to 5.5V, I _{OVDD} =1mA	-	2	5	mV
Load Regulation	V _{OVDD LOAD}	I _{OVDD} = 0 to 10mA	-	2	5	mV
Output Ripple	V _{OVDD RIPPLE}	I _{OVDD} = 30mA	-	-	10	mV
Current Limit	I _{OVDD LIMIT}		-	150	200	mA
Discharge Resistance	R _{OVDD RDIS}		-	100	-	Ω
Under Voltage Protection				80		%
UVP Detection Time				1.35		ms
OVSS LDO						
Negative Output Voltage Range	V _{OVSS RANGE}		-4.7	-2.4	-0.6	V
Negative Output Voltage Accuracy	V _{OVSS ACC}		-1	-	1	%
Output Current Capability	I _{OVSS}		-	80	100	mA
Line Regulation	V _{OVSS LINE}	V _{IN} =2.7 to 5.5V, I _{OVSS} =1mA	-	2	5	mV
Load Regulation	V _{OVSS LOAD}	I _{OVSS} = 0 to 10mA	-	2	5	mV
Output Ripple	V _{OVSS RIPPLE}	I _{OVSS} = 30mA	-	-	10	mV
Current Limit	I _{OVSS LIMIT}		-	150	200	mA
Discharge Resistance	R _{OVSS RDIS}			100		Ω
Under Voltage Protection				80		%
UVP Detection Time				1.35		ms

注: *Power IC 为 BV6802, 详细参考 *BV6802 Data Sheet

4.3.3 LCD photoelectric characteristics

Test condition: 25℃±3℃, 65±20%RH, darkroom, use the Auto-gamma system from EDO

No	Item		Symbol	Condition	Value			Unit	Remark				
					Min.	Typ.	Max.						
1	Brightness		L	Full white Without CG	450	500	550	cd/m ²	Note1				
2	Brightness Uniformity		UL	Full white	85			%	Note4				
3	Contrast Ratio		CR	Normal $\Theta=\Phi=0^{\circ}$	10000	100000		-	Note3.				
4	Response time		Ton+Toff	Normal $\Theta=\Phi=0^{\circ}$		2	4	ms	Note2.				
5	Color Coordinate of CIE1931	White	X	Normal $\Theta=\Phi=0^{\circ}$	0.270	0.300	0.335	-	Note1.				
			Y		0.280	0.310	0.345						
		Red	X		0.646	0.686	0.726						
			Y		0.27	0.310	0.35						
		Green	X		0.195	0.235	0.275						
			Y		0.68	0.720	0.76						
		Normal											
					Blue	X				0.103	0.143	0.183	
			Y		0.004	0.044	0.084						
6	Color Gamut		NTSC	CIE1931	97	108		%					
7	Viewing Angle			Top/Bottom/Right/Left CR ratio ≥ 10	80			°	Note3.				
8	Gamma			Log(Lv-Lb)=log(V)+log(a) V(Gray)=48,72,104,132,164,192,224 Lum(gray255)=500nit	1.9	2.2	2.5	-					
9	Flicker			Normal $\Theta=\Phi=0^{\circ}$			-30	dB	Note6.				
10	Crosstalk						6	%	Note7.				
11	Color shift			$\theta L=30^{\circ}$			6	JNCD					
12	OLED Life Time			0.95*(TYP brightness) At 25℃,with white color pattern	200			hrs	Note8.				
10	Crosstalk						6	%	Note7.				
11	Color shift			$\theta L=30^{\circ}$			6	JNCD					
12	OLED Life Time			0.95*(TYP brightness) At 25℃,with white color pattern	200			hrs	Note8.				


4.3.4 POWER ON/OFF

The power on sequence for different power input modes are shown below figures.

Power ON Sequence Timing

Symbol	Description	Value			Unit	Remark
		Min.	Typ.	Max.		
T _{on1}	VDDI on to VCI on delay	>0			us	
T2	VDDI on to valid to RESET high	10			ms	
T3	RESET high to MIPI first commad	10			ms	
T4	Sleep-out command received to Display on command received.	120			ms	

The Power on sequence is shown as below.




The power off sequence for different power input modes are shown below figures.

Power OFF Sequence Timing

Symbol	Description	Value			Unit	Remark
		Min.	Typ.	Max.		
T _{off1}	VCI off to VDDI off delay	>0			us	
T5	Display-off command received to Sleep-in command delay	>0			us	
T6	Sleep-in command received to valid to RESET low	100			ms	
T7	MIPI ultra low power mode to valid to RESET low	0			us	
T8	RESET low to VCI off delay	0			us	

The power off sequence is shown as below:



Power off sequence

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.


Note 2: Keep VGH is equal to or larger than VCI during power off sequence.

4.3.5 Write/Read Cycle and Sequence


The 3-wire/4-wire SPI interface utilizes DCX, CSX, SCL and SDA signals. SCL is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of SCL.

The 3-wire/4-wire SPI interface write command sequences are described in the following figure as below.


3-wire SPI




4-wire SPI



3-wire SPI (05h/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh/52h/54h/56h/59h/64h/AAh/AFh/DAh/DBh/DCh/E1h/E2h/E3h) for 8 bit read




3-wire SPI (04h) for 24 bit read




4.4 AC Timings Characteristics

4-Wire SPI Serial Interface Characteristics



3-Wire SPI Serial Interface Characteristics



Parameter	Symbol	Conditions	Specification			Unit	Notes
			MIN	TYP	MAX		
SCL	T _{SCYC}	Clock cycle (Write)	20	-	-	ns	
	T _{SCYC}	Clock cycle (Read)	300	-	-	ns	
	T _{SCH}	Clock "H" pulse width (Write)	9	-	-	ns	
	T _{SCH}	Clock "H" pulse width (Read)	140	-	-	ns	
	T _{SCL}	Clock "L" pulse width (Write)	9	-	-	ns	
	T _{SCL}	Clock "L" pulse width (Read)	140	-	-	ns	
	T _{Scr}	Clock rise time	-	-	2	ns	
	T _{Scf}	Clock fall time	-	-	2	ns	
CSX	T _{CSU}	Chip select setup time	10	-	-	ns	
	T _{CH}	Chip select hold time	10	-	-	ns	
SDI (SDA)	T _{SiSU}	Data input setup time	5	-	-	ns	
	T _{SiH}	Data input hold time	5	-	-	Ns	
SDO (SDA)	T _{SOD}	Data output setup time	-	-	120	ns	
	T _{SOH}	Data output hold time	5	-	-	ns	

Note 1: Logic high and low levels are specified as 20% and 80% of VDDI for Input signals.

Note 2: T_a = -30 to 85 °C, VDDI=1.65V to 3.3V, VCI=2.7V to 3.6V, GND=0V

5. Reliability Test Conditions And Methods

Item	Test Conditions	Remark
High Temperature Storage	T _a = 80°C 120 hrs	
Low Temperature Storage	T _a = -30°C 120 hrs	
High Temperature Operation	T _a = 70°C 120 hrs	
Low Temperature Operation	T _a = -20°C 120 hrs	
Storage at High Temperature and Humidity	+60°C, 90% 120 hrs	
Thermal Shock Test	-20°C (30min) - +70°C (min); Cycles: 12times;	

6. Optical specifications

序号	项目		符号	条件	参数			单位	备注
					Min	Typ	Max		
1	Viewing angle	Left	⊙ L	CR≥10	—	85	—	deg.	
		Right	⊙ R		—	85	—		
		Top	Φ T		—	85	—		
		Bottom	Φ B		—	85	—		
2	Color Chromaticity (CIE1931)	White	W _x	θ =0°	0.27	0.30	0.33	—	
			W _y		0.28	0.31	0.34		
3	Luminance Uniformity		UL	θ =0°	85	—	—	%	
4	brightness		—	Center point	—	550	—	Cd/m2	

5	NTSC ratio	—		85	100		%	CIE1931
6	Cross talk	—	25℃			3	%	
7	Flicker	—	25℃			−30	DB	
8	Gamma	—		2.0	2.2	2.4		
9	Lifetime	T95	25℃	240			H	

7. Interface Pin Connection

Interface NO.	Symbol	Description
1	GND	Ground
2	TP_INT	TP_INT
3	TP_SDA	TP_SDA
4	TP_SCL	TP_SCL
5	TP_VCC	TP_VCC 3.3V
6	TP_RST	TP_RST
7	GND	Ground
8	VDDI	Power supply for display logic circuits 3.3V
9	MTP	MTP programming power supply pin(8.25TYP)/NC
10	VBAT	Power for power IC (3.7–5.5v)
11	EN	Power IC enable control pin, If not used, please open this pin.
12	NC	NC
13	GND	Ground
14	LCD_RST	PCD Reset PIN
15	LCD_CS	Chip select input pin (“Low” enable) in 80-series MPU I/F and SPI I/F
16	LCD_D0	QSPI interface channel 0
17	LCD_D1	QSPI interface channel 1
18	GND	Ground
19	LCD_CLK	QSPI interface clock
20	GND	Ground
21	LCD_D2	QSPI interface channel
22	LCD_D3	QSPI interface channel
23	LCD_TE	Tearing effect output pin to synchronize MCU to frame writing, activated by S/W
24	NC	NC

