# 2102/2102L/21L02 1024 x 1 Static RAM

MOS Memory Products

#### Description

The 2102 family consists of 1024-word by 1-bit static Random Access read/write Memories (RAM) that require a single 5 V supply, have fully TTL-compatible inputs and output, and require no clocking or refresh. Chip Select (CS) permits a 3-state output allowing the outputs to be wired-OR. Special features include low power dissipation (2102L) and a power-down capability (21L02).

The 2102, 2102L and 21L02 are manufactured using the n-channel Isoplanar process and are available in a 16-pin dual in-line package or flatpak.

- FAST ACCESS-250 ns
- SINGLE +5 V SUPPLY
- TTL-COMPATIBLE INPUTS AND OUTPUT
- TOTALLY STATIC-NO CLOCKS OR REFRESH
- **3-STATE OUTPUT**
- **LOW POWER (2102L)**
- **POWER-DOWN CAPABILITY (21L02)**
- **FULLY EXPANDABLE**
- **FULLY DECODED**
- **16-PIN DUAL IN-LINE PACKAGE**

#### Pin Names

Address Inputs A<sub>0</sub>-A<sub>9</sub> Data Input D  $R/\overline{W}$ Read/Write

Chip Select (active LOW) CS

**Data Output** Q


#### Absolute Maximum Ratings

Voltage on Any Pin with Respect -0.5 V to +7.0 V to Vss -55°C to +150°C Storage Temperature 0°C to +70°C

Operating Temperature


Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliabiliy.

#### Logic Symbol



 $V_{SS} = Pin 9$  $V_{DD} = Pin 10$ 

### **Connection Diagram** 16-Pin DIP




(Top View)

Package	Outline	Order Code
Ceramic DIP	6Z	D
Plastic DIP	uc	P
Flatpak	II.	F

#### Note

The Flatpak has the same pin number-to-function correspondence as the DIP

### **Block Diagram**



#### **Truth Table**

CS	R/W	D	Q	Comments
Н	Х	Х	•	Chip Deselected
L	L	Н	Н	Write "1"†
L	L	L	L	Write "1"† Write "0"†
L	н	X	Dn	Readt

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

= Output High Impedance State

Dn = Data at Address Location

† = Chip Selected

## Power/Access Time Guide

	Part Number	Access Time	I <sub>DD(MAX)</sub>
Power Down	21L02H 21L02F 21L021 21L022	250 ns 350 ns 450 ns 650 ns	30 mA 30 mA 30 mA 30 mA
Low Power	2102LH 2102LF 2102L1 2102L2	250 ns 350 ns 450 ns 650 ns	30 mA 30 mA 30 mA 30 mA
Standard	2102H 2102F 21021 21022	250 ns 350 ns 450 ns 650 ns	55 mA 55 mA 55 mA 55 mA

### **Functional Description**

The 2102, 2102L and 21L02 are 1024 x 1 static RAMs. When the Chip Select (CS) goes HIGH, the Read/Write (R/W) input is disabled and the Data Output (Q) is forced into a high impedance state. When CS goes LOW, the Read/Write input is enabled.

When  $R/\overline{W}$  goes LOW, data from the Data Input (D) is written at the location specified by the Address Inputs (A<sub>n</sub>). The Data Output will be identical to the Data Input during a write command. When  $R/\overline{W}$  goes HIGH, the contents of the addressed location will appear at Q. Q is not inverted from D in the 2102. (See Truth Table).

## 2102/2102L/21L02

DC Requirements  $T_A = 0$ °C to +70°C

			2102,	2102L	21L02			
Symbol	Characteristic, Not	е	Min	Max	Min	Max	Unit	Condition
	1	H,F,1	2.0	V <sub>DD</sub>	2.0	V <sub>DD</sub>	$\square_{v}$	
ViH	Input HIGH Voltage	2	2.2	V <sub>DD</sub>	2.2	$V_{DD}$	ľ	
		H,F,1	-0.5	0.8	-0.5	0.8	V	
VIL	Input LOW Voltage	2	-0.5	0.65	-0.5	0.65		
V <sub>DD</sub>	Power Supply Voltage		4.75	5.25	4.5	5.5	v	

DC Characteristics  $V_{DD}$  = 5.0 V  $\pm$  5%,  $V_{SS}$  = 0 V,  $T_A$  = 0°C to +70°C

			2102, 2102L, 21L02			Condition	
Symbol	Characteristic, Note		Min	Max	Unit		
	Output HIGH	H,F,1	2.4		v	$I_{OH} = -100  \mu A$	
VOH Voltage	2	2.2		•	ΙΟΗ = - 100 μΑ		
V <sub>OL</sub>	Output LOW Volt	age		0.4	V	I <sub>OL</sub> = 2.1 mA	
IN	Input Leakage Ci	urrent		10	μА	$V_{IN} = V_{DD}$	
1он	Output HIGH Curr	rent		5.0	μΑ	$\frac{V_{OUT} = V_{OH(Min)}}{CS = V_{IH(Min)}}$	
l <sub>OL</sub>	Output LOW Curi	rent		-10	μΑ	$\frac{V_{OUT} = V_{OL(Max)}}{CS = V_{IH(Min)}}$	
I <sub>DD</sub>	Power Supply Cu 2102 2102L 21L02	ırrent		55 30 30	mA	Inputs = $V_{DD(Max)}$ $D_{OUT}$ open, $T_A = T_{A(Min)}$	

### AC Requirements $T_A = 0^{\circ}C$ to $\pm 70^{\circ}C$

Symbol	Characteristic	2102H 2102LH 21L02H	2102F 2102LF 21L02F Min	21021 2102L1 21L021 Min	21022 2102L2 21L022	Unit		
		Min			Min		Condition	
tcyc	Read or Write Cycle Time	250	350	450	650	ns		
taw	Address to Write Time	20	20	20	200	ns		
twp	Write Pulse Width	170	170	200	350	ns	V <sub>SS</sub> = 0 V	
twr	Write Recovery Time	0	0	0	50	ns	See DC Requirements	
tos	Data Set-up Time	170	170	200	350	ns	for Conditions on V <sub>DD</sub>	
t <sub>DH</sub>	Data Hold Time	0	0	0	20	ns		
tcw	Chip Select to Write Time	170	170	200	400	ns		
twc	Write to Chip Select Time	0	0	0	50	ns		

#### Note

See Power/Access Time Guide and AC Characteristics for definitions of H, F, 1 and 2 speed grades.

## 2102/2102L/21L02


		2102H 2102LH 21L02H		2102F 2102LF 21L02F		21021 2102L1 21L021		21022 2102L2 21L022				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Condition	
tACC	Read Access Time		250		350		450		650	<del></del>		
tco	Chip Select LOW to Output Valid Delay		130	-	170		200		1	ns	   V <sub>SS</sub> = 0 V	
tOH1	Data Valid after Address	40		50		50		50	<del> </del>	ns	See DC Requirements for Conditions on VDD	
tOH2	Previous Data Valid after Chip Deselect	0		0		0		0		ns	To conditions on VDD	
CIN	Input Capacitance		5.0		5.0		5.0		5.0	pF	V = 0 V V	
COUT	Output Capacitance		10		10		10		—	pF	$V_{IN} = 0 \text{ V}, V_{SS} = 0 \text{ V}$ $f = 1 \text{ MHz}, T_{\Delta} = 25^{\circ}\text{C}$	

Power Down Characteristics (21L02 only)  $T_A = 0$ °C to +70°C

			21L02		Condition
Symbol Characteristic	Characteristic	Min	Max	Unit	
DD(PD)	Power Supply Current		15	mA	V <sub>DD</sub> = 1.6 V
V <sub>DD(PD)</sub>	Power Supply Voltage	1.6		V	1.0 V
tcss	Chip Select Set-up Time	100		ns	<del>                                     </del>
tcsh	Chip Select Hold Time	100		ns	<del> </del>
Vcs	Chip Select Voltage	2.0		- III	
V′ <sub>DD</sub>	Power Supply Slew Rate		100	V/μs	<del>                                     </del>

## **Timing Diagrams**


## Read Cycle Timing



3

## 2102/2102L/21L02


### **Write Cycle Timing**



OUTPUT NOT VALID OR INPUT IN HIGH OR LOW TRANSITION

HIGH-TO-LOW TRANSITION

LOW-TO-HIGH TRANSITION



## **AC Conditions**

Input Levels: V<sub>IL</sub>(Max) to V<sub>I</sub>H(Min)
Input Rise and Fall Times: 10 ns
Timing Measurement Reference Levels:
Inputs: 1.5 V

Output: 2.0 and 0.8 V
Output Load: 1 TTL Gate + 100 pF