



梁郁珮

2022/04/252022/04/27





# Verilog coding Styles(1/3)





# Verilog coding Styles(2/3)

```
always@(posedge CLK or posedge RESET)
                                     //盡量都以CLK或RESET為觸發
begin
   if(RESET)
                     //所有變數都一定要RESET
   begin
       for(i = 0; i < 10; i = i + 1) //for迴圈次數不可以是變數
       begin
           data[i][0] <= 0;
           data[i][1] <= 0;
           data[i][2] <= 0;
       end
   end
   else if(IN_VALID)
   begin
       //一律使用=>non-blocking寫法
       //不要使用= blocking寫法
       data[in set][in loop] <= IN DATA; // 0</pre>
       data[in_set][in_loop] = IN_DATA; // X
   end
   else
   begin
       //一個always block裡面不要有多個變數(非強制,比較好debug)
       len <= len + 1;
       cur <= cur + 1;
   end
```





# Verilog coding Styles(3/3)

```
//請使用巢狀式if寫法
always@(posedge CLK or posedge RESET)
begin
   if(RESET) //所有變數都一定要RESET
      cur <= 1;
   else if(cur < 10) // 0
      cur <= cur + 1;
end
always@(posedge CLK or posedge RESET)
begin
                   //所有變數都一定要RESET
   if(RESET)
      cur <= 1;
   if(cur < 10) // X
      cur <= cur + 1;
end
```

```
//不可將behavior statement寫在if statement外面
always@(posedge CLK or posedge RESET)
begin
    if(RESET)
    begin
        if(loop == data[cur][2])
        begin
           cur <= cur + 1;
        end
        cur <= cur >> 1: // X
    end
end
always@(posedge CLK or posedge RESET)
begin
    if(RESET)
    begin
        if(loop == data[cur][2])
        begin
           cur <= (cur + 1) >> 1; // 0
        end
        else
       begin
           cur <= cur >> 1; // 0
        end
    end
```








### Verilog logic

```
reg [3:0]count, temp;
                                                      reg [3:0]count, temp;
always@(posedge clk)
                                                      always@(posedge clk)
begin
                                                      begin
  if(!rst)
               count <= 0;
                                                        if(!rst)
                                                                    count <= 0;
  else if(counter > 5) count <= 0;</pre>
                                                        else if(counter < 5) count <= count + 1;</pre>
                       count <= count + 1;</pre>
                                                      end
end
                                                      always@(posedge clk)
always@(posedge clk)
                                                      begin
begin
                                                        if(!rst)
                                                                              temp <= 0;
            temp <= 0;
  if(!rst)
                                                                              temp <= temp + 1;
                                                        else
  else if(counter < 5) temp <= temp + 1;</pre>
                                                      end
end
int count = 0:
                                                      int count = 0;
int temp = 0;
                                                      int temp = 0;
While(true)
                                                      While(true)
  count = (count < 5) ? count + 1 : 0;
                                                        count = (count < 5) ? count + 1 : count;</pre>
 temp = (temp <= 15) ? temp + 1 : 0;
                                                        temp = (temp <= 15) ? temp + 1 : 0;
```









## Verilog logic

#### casez

```
always@(posedge clk)
begin
  casez(<condition>)
    1'b1??? : temp <= 0;
    1'b?1?? : temp <= 1;
    1'b??1? : temp <= 2;
    1'b???1 : temp <= 3;
    default : temp <= temp;
  endcase
end</pre>
```

#### casex

```
always@(posedge clk)
begin
  casex(<condition>)
    1'b1xxx : temp <= 0;
    1'bx1xx : temp <= 1;
    1'bxx1x : temp <= 2;
    1'bxxx1 : temp <= 3;
    default : temp <= temp;
endcase
end</pre>
```





## Verilog logic

```
temp <= 4'b1001 << 1;
                 temp: 0010
temp <= 4'sb1001 >> 1;
                    temp : 0100
temp <= 4'sb1001 >>> 1; temp : 1100
```

A: 4'b1101 B: 4'b0110

 $C \leftarrow \{A, B\}$ 

C: 8'b1101 0110

C <= {10{1'b1}}

C : 10'b11\_1111\_1111

 $C \leftarrow \{2'b1, \{2\{A\}\}\}$ C : 10'b11\_1101\_1101

優先順序				
! ~				
* / %				
+ -				
<< >>	最高優先順序別			
< <= > >=	↓			
== !== ===!===	↓			
&	<b>1</b>			
۸ ۸~	↓			
I	最低優先順序別			
&&				
?:				











#### Finite State Machine









#### **FSM**








Present State (t)	input	Next State (t+1)	output
Α	X	Α	Υ
0	0	0	0
0	1	1	0
1	0	0	0
1	1	1	1







## FSM(Mealy.)










## FSM(Moore.)

Present State	Input X	Next State	Output y
$S_0$	0	$S_0$	0
$S_0$	1	$\mathbf{S}_1$	0
$\mathbf{S}_1$	0	$S_0$	0
$\mathbf{S}_1$	1	$S_2$	0
$S_2$	0	$S_0$	0
$S_2$	1	$S_3$	0
$S_3$	0	$S_0$	1
$S_3$	1	$S_3$	1



- Present state indicates current value of flip flops
- Next state indicates state after next rising clock edge
- Output is output value on next rising clock edge





# 實驗範例

component	I/O	size	pin name	instructions	
seven_seg	input	1	clk	return 7-segment code fror seg_number at posedge cl while rst = 1	
	input	1	rst		
	input	4	seg_number		
	output	8	seg_data		
div_clk	input	1	clk	and an also also data Nova	
	input	1	rst	return slow clock (1hz) from input clock (50MHz)	
	output	1	clk_1hz	input olook (oom 12)	
bin2dec	input	8	Α	return 3 BCD code D2 for	
	output	4	D0	10^2, D1 for 10^1 and D0for	
	output	4	D1	10^0, (direct to 7-segment)	
	output	4	D2	from 8-bit A	

component	I/O	size	pin name	instructions
RCA	input	1	clk	
	input	1	rst	
	input	4	Α	A Ripple Carry
	input	4	В	Adder
	input	1	carry	
	output	5	Υ	
CLA	input	1	clk	
	input	1	rst	Lab 6-1
	input	4	Α	Carry
	input	4	В	Look
	input	1	carry	Ahead
	output	5	Υ	
multiplier	input	1	clk	
	input	1	rst	Lab 6-2
	input	4	Α	Bitwise
	input	3	В	multiplier
	output	8	Υ	







# 實驗項目


- ◆ 6-1. 請參考範例程式碼並使用內建50MHz 時脈,實作出CLA的硬體描述語言
- ◆ 6-2. 同lab4,請實作4-bit by 3-bit binary multiplier
  - (※B[3]為0)
  - (※不可以直接寫AxB)








# 實驗項目









#### **RCA** circuit





4-bit Ripple Carry Adder



4-bit Ripple Carry Adder





#### **CLA** circuit






FIGURE 4.12
Four-bit adder with carry lookahead





#### **CLA** circuit












## Binary multiplier







#### REPORT OF LAB 6 (4%)

#### The report should include ...

- 1. 小明在路上撿到一塊FPGA板子,好奇的按下reset後,發現 RCA數字順序為0,12,10,18,請問A和B為何?(全列出)
- 2. 呈1題, CLA數字順序會怎麼顯示?誰比較快?
- 3. 呈2題,如果把CLA和RCA裡的 <= 全部寫成 = assignment,誰 比較快?為什麼?
- 4. 小明參加心算比賽,他想用RCA的方法計算7+9,只見他第三秒就寫出答案,請問他寫的是多少?(reset後的第一狀態是第一秒)
- 5. 心得與討論
- 6. 題目難度: 超難/難/普/易/超易
  - File type: pdf
  - File name: Lab6\_(Number of team)\_report
  - Deadline: 2022/05/04 23:59





