

ASSIGNMENT 4


AIM:

To design a CMOS inverter and

- Calculate rise and fall time with and without load capacitor.
- Plot VTC for DC input and calculate noise margin.


CIRCUIT:

CMOS inverter has been designed as follows -



OBSERVATIONS:

1. Vout and Vin wrt time



We find that with $CL = 0.1\mu$

Fall Time, $T_f = 6.213165 \times 10^{-2} \text{ s}$

Rise Time, $T_r = 6.254552 \times 10^{-2} \text{ s}$

Propagation Delay, $TPHL = 7.151354 \times 10^{-3} \text{ s}$

Propagation Delay, $TPLH = 7.141256 \times 10^{-3} \text{ s}$

We find that without CL


Fall Time, $T_f = 6.199314 \times 10^{-2} \text{ s}$

Rise Time, $T_r = 6.195805 \times 10^{-2} \text{ s}$

Propagation Delay, $TPHL = 4.918616 \times 10^{-7} \text{ s}$

Propagation Delay, $TPLH = 4.719901 \times 10^{-7} \text{ s}$

2. VTC



Since NGSPICE derivative function wasn't working it was difficult to find out the noise margin.

CONCLUSION:

Addition of capacitive load increased the propagation delay by a large margin while the fall time was hardly affected.