

SOCGEN A design for reuse environment

- Free opensourced toolkit and libraries for creating SoC designs
- Available on opencores.org [Project: socgen]
- IP–Xact based toolflow promoting easy exchange of ip between users
- Correct by construction design methodology
- Separate design view for each toolflow
- Easy to retarget designs into different processes
- Builds verilog files from ip–xact descriptions
- Prevents name space collisions from module names and verilog ‘(tic) macros
- Packages each component into single library file
- Eliminates search paths
- Supports IP–Xact bus definitions

- | | |
|----------------------------------|---------------------------------------|
| Icarus verilog simulation suites | Code Coverage using Covered |
| RTL checking using Verilator | Synthesys using Xilinx WebPack |
| Fizzim State Machine tool | Control and status register generator |

