libreChainEDA

A design for reuse environment FOSS EDA tool flow scripting project

Free opensourced toolkit for creating IP-Xact based Soc Designs

Concept to programmed FPGA with NO proprietary Software

Supported Opensource EDA Tools

FUSESOC ICARUS COVERED VERILOG-PERL ARACHE-PNR

FIZZIM

package manager verilog Simulation Code coverage utilities Place and Route

State Machine Design

KACTUS2 VERILATOR SOCGEN YOSYS ICESTORM Design Entry verilog Simulation IP-Xact utilities Synthesys Fpga creation

System Admistration Support

One stop shopping for all supported tools

Tested and working install scripts

App notes and videos (Real Soon Now)

Design for Reuse Methodologies

W Edwards Demming inspired process control

Coding and Packaging Standards

Correct by Construction Methodology

FPGA Demo Board Support

Alpha Code Discussion

github.com /ouabache/fossi discussion@lists.librecores.org