Spartan-3E Libraries Guide for HDL Designs

ISE 10.1

Copyrights and Trademarks

Xilinx is disclosing this Document and Intellectual Property (hereinafter "the Design") to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of the Design violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

Xilinx does not assume any liability arising out of the application or use of the Design; nor does Xilinx convey any license under its patents, copyrights, or any rights of others. You are responsible for obtaining any rights you require for your use or implementation of the Design. Xilinx reserves the right to make changes, at any time, to the Design as deemed desirable in the sole discretion of Xilinx. Xilinx assumes no obligation to correct any errors contained herein or to advise you of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or technical support or assistance provided to you in connection with the Design.

THE DESIGN IS PROVIDED "AS IS" WITH ALL FAULTS, AND THE ENTIRE RISK AS TO ITS FUNCTION AND IMPLEMENTATION IS WITH YOU. YOU ACKNOWLEDGE AND AGREE THAT YOU HAVE NOT RELIED ON ANY ORAL OR WRITTEN INFORMATION OR ADVICE, WHETHER GIVEN BY XILINX, OR ITS AGENTS OR EMPLOYEES. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DESIGN, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOST DATA AND LOST PROFITS, ARISING FROM OR RELATING TO YOUR USE OF THE DESIGN, EVEN IF YOU HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE TOTAL CUMULATIVE LIABILITY OF XILINX IN CONNECTION WITH YOUR USE OF THE DESIGN, WHETHER IN CONTRACT OR TORT OR OTHERWISE, WILL IN NO EVENT EXCEED THE AMOUNT OF FEES PAID BY YOU TO XILINX HEREUNDER FOR USE OF THE DESIGN. YOU ACKNOWLEDGE THAT THE FEES, IF ANY, REFLECT THE ALLOCATION OF RISK SET FORTH IN THIS AGREEMENT AND THAT XILINX WOULD NOT MAKE AVAILABLE THE DESIGN TO YOU WITHOUT THESE LIMITATIONS OF LIABILITY.

The Design is not designed or intended for use in the development of on-line control equipment in hazardous environments requiring failsafe controls, such as in the operation of nuclear facilities, aircraft navigation or communications systems, air traffic control, life support, or weapons systems ("High-Risk Applications"). Xilinx specifically disclaims any express or implied warranties of fitness for such High-Risk Applications. You represent that use of the Design in such High-Risk Applications is fully at your risk.

Copyright © 2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. PowerPC is a trademark of IBM, Inc. All other trademarks are the property of their respective owners.

Table of Contents

About this Guide	
Functional Categories	3
About Design Elements	
BSCAN_SPARTAN3	
BUFG	
BUFGCE	
BUFGCE_1	
BUFGMUX	
BUFGMUX_1	20
CAPTURE_SPARTAN3	22
DCM_SP	24
FDCE	28
FDCE_1	30
FDCPE	32
FDCPE 1	34
FDRSE	36
FDRSE 1	38
IBUF	
IBUFDS	
IBUFG	
IBUFGDS	
IDDR2	
IOBUF	
IOBUFDS	
KEEPER	
LDCPE	
LUT1	
LUT1 D	
LUT1 L	
LUT2	
LUT2 D	
LUT2 L	
LUT3	
LUT3 D.	
LUT3 L	
LUT4	
LUT4 D.	
LUT4 L	
MULT AND	
MULT18X18	
MULT18X18S	
MULT18X18SIO	
MUXCY	
MUXCY D	
MUXCY L	
MUXF5	
MUXF5 D	
MUXF5_L	
MUXF6	
-	
MUXF6_L	
MUXF7	
MUXF7_D	
MUXF7_L	
MUXF8	
MUXF8_D	119

MUXF8_L	
OBUF	
OBUFDS	125
OBUFT	127
OBUFTDS	129
ODDR2	
PULLDOWN	
PULLUP	
RAM16X1D	
RAM16X1D_1	
RAM16X1S	
RAM16X1S_1	
RAM16X2S	
RAM16X4S	151
RAM16X8S	154
RAM32X1S	157
RAM32X1S 1	160
RAM32X2S	
RAM32X4S	
RAM32X8S	
RAM64X1S	
RAM64X1S 1	
RAM64X2S	
RAMB16_S1_S1	
RAMB16_S1_S18	
RAMB16_S1_S2	202
RAMB16_S1_S36	
RAMB16_S1_S4	226
RAMB16_S1_S9	
RAMB16_S18_S18	249
RAMB16_S18_S36	261
RAMB16_S2_S2	
RAMB16_S2_S36	
RAMB16 S2 S4	
RAMB16_S2_S9	
RAMB16 S36 S36	
RAMB16_S4_S18	
RAMB16_S4_S16	
RAMB16_S4_S4	
RAMB16_S4_S9	
RAMB16_S9_S18	
RAMB16_S9_S36	
RAMB16_S9_S9	402
ROM128X1	414
ROM16X1	417
ROM256X1	420
ROM32X1	423
ROM64X1	
SRL16	
SRL16 1	
SRL16E	
SRL16E 1	
-	
SRLC16	
SRLC16_1	
SRLC16E	
SRLC16E_1	
STARTUP_SPARTAN3E	449
XORCY	
XORCY_D	453

XORCY_L455

About this Guide

This HDL guide is part of the ISE documentation collection. A separate version of this guide is available id you prefer to work with schematics.

This guide contains the following:

- A general introduction to the design elements, including descriptions of the three types of elements encompassed within this architecture.
- A list of pre-existing design elements are automatically changed by the ISE software tools when they are used in this architecture, thus ensuring that you are always able to take full advantage of the latest circuit design advances.
- A list of the design elements that are supported in this architecture, organized by functional categories. Click on the element of your choice to immediately access its profile.
- Individual profiles describing each of the primitives, and including, as appropriate, for each element:

About This Architecture

This version of the Libraries Guide describes the primitives that comprise the Xilinx Unified Libraries for this architecture, and includes examples of instantiation code for each element.

Primitives are Xilinx components that are native to the FPGA you are targeting. If you instantiate a primitive in your design, after the translation process you will end up with the exact same component in the back end. For example, if you instantiate the Virtex-5 element known as ISERDES_NODELAY as a user primitive, after you run translate (ngdbuild) you will end up with an ISERDES_NODELAY in the back end as well. If you were using ISERDES in a Virtex-5 device, then this will automatically retarget to an ISERDES_NODELAY for Virtex-5 in the back end. Hence, this concept of a "primitive" differs from other uses of that term in this technology.

Xilinx maintains software libraries with hundreds of functional design elements (unimacros and primitives) for different device architectures. New functional elements are assembled with each release of development system software. In addition to a comprehensive Unified Library containing all design elements, beginning in 2003, Xilinx developed a separate library for each architecture. This guide is one in a series of architecture-specific libraries.

Design Entry Methods

For each design element in this guide, Xilinx evaluates the four options and recommends what we believe is the best solution for you. The four options are:

- **Instantiation -** This component can be instantiated directly into the design. This method is useful if you want to control the exact placement of the individual blocks.
- **Inference** This component can be inferred by most supported synthesis tools. You should use this method if you want to have complete flexibility and portability of the code to multiple architectures. Inference also gives the tools the ability to optimize for performance, area, or power, as specified by the user to the synthesis tool.
- Coregen & Wizards This component can be used through Coregen or Wizards. You should use this method
 if you want to build large blocks of any FPGA primitive that cannot be inferred. When using this flow, you
 will have to re-generate your cores for each architecture that you are targeting.
- Macro Support This component has a UniMacro that can be used. These components are in the UniMacro library in the Xilinx tool, and are used to instantiate primitives that are complex to instantiate by just using the primitives. The synthesis tools will automatically expand the unimacros to their underlying primitives.

Functional Categories

This section categorizes, by function, the circuit design elements described in detail later in this guide. The elements (*primitives* and *macros*) are listed in alphanumeric order under each functional category.

Arithmetic Functions I/O Components Shift Register LUT
Clock Components RAM/ROM Slice/CLB Primitives

Config/BSCAN Components Registers & Latches

Arithmetic Functions

Design Element	Description
MULT18X18	Primitive: 18 x 18 Signed Multiplier
MULT18X18S	Primitive: 18 x 18 Signed Multiplier Registered Version
MULT18X18SIO	Primitive: 18 x 18 Cascadable Signed Multiplier with Optional Input and Output Registers, Clock Enable, and Synchronous Reset

Clock Components

Design Element	Description
BUFG	Primitive: Global Clock Buffer
BUFGCE	Primitive: Global Clock Buffer with Clock Enable
BUFGCE_1	Primitive: Global Clock Buffer with Clock Enable and Output State 1
BUFGMUX	Primitive: Global Clock MUX Buffer
BUFGMUX_1	Primitive: Global Clock MUX Buffer with Output State 1
DCM_SP	Primitive: Digital Clock Manager
IBUFG	Primitive: Dedicated Input Clock Buffer
IBUFGDS	Primitive: Differential Signaling Dedicated Input Clock Buffer and Optional Delay

Config/BSCAN Components

Design Element	Description
BSCAN_SPARTAN3	Primitive: Spartan-3 Register State Capture for Bitstream Readback
CAPTURE_SPARTAN3	Primitive: Spartan-3 Register State Capture for Bitstream Readback
STARTUP_SPARTAN3E	Primitive: Spartan-3E User Interface to the GSR, GTS, Configuration Startup Sequence and Multi-Boot Trigger Circuitry

I/O Components

Design Element	Description
IBUF	Primitive: Input Buffer
IBUFDS	Primitive: Differential Signaling Input Buffer with Optional Delay
IBUFG	Primitive: Dedicated Input Clock Buffer
IBUFGDS	Primitive: Differential Signaling Dedicated Input Clock Buffer and Optional Delay
IOBUF	Primitive: Bi-Directional Buffer
IOBUFDS	Primitive: 3-State Differential Signaling I/O Buffer with Active Low Output Enable
KEEPER	Primitive: KEEPER Symbol
OBUF	Primitive: Output Buffer
OBUFDS	Primitive: Differential Signaling Output Buffer
OBUFT	Primitive: 3-State Output Buffer with Active Low Output Enable
OBUFTDS	Primitive: 3-State Output Buffer with Differential Signaling, Active-Low Output Enable
PULLDOWN	Primitive: Resistor to GND for Input Pads, Open-Drain, and 3-State Outputs
PULLUP	Primitive: Resistor to VCC for Input PADs, Open-Drain, and 3-State Outputs

RAM/ROM

Design Element	Description
RAM16X1D	Primitive: 16-Deep by 1-Wide Static Dual Port Synchronous RAM
RAM16X1D_1	Primitive: 16-Deep by 1-Wide Static Dual Port Synchronous RAM with Negative-Edge Clock
RAM16X1S	Primitive: 16-Deep by 1-Wide Static Synchronous RAM
RAM16X1S_1	Primitive: 16-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock
RAM16X2S	Primitive: 16-Deep by 2-Wide Static Synchronous RAM
RAM16X4S	Primitive: 16-Deep by 4-Wide Static Synchronous RAM
RAM16X8S	Primitive: 16-Deep by 8-Wide Static Synchronous RAM
RAM32X1S	Primitive: 32-Deep by 1-Wide Static Synchronous RAM
RAM32X1S_1	Primitive: 32-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock
RAM32X2S	Primitive: 32-Deep by 2-Wide Static Synchronous RAM
RAM32X4S	Primitive: 32-Deep by 4-Wide Static Synchronous RAM
RAM32X8S	Primitive: 32-Deep by 8-Wide Static Synchronous RAM
RAM64X1S	Primitive: 64-Deep by 1-Wide Static Synchronous RAM
RAM64X1S_1	Primitive: 64-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock

Design Element	Description
RAM64X2S	Primitive: 64-Deep by 2-Wide Static Synchronous RAM
RAMB16_S1_S1	Primitive:
RAMB16_S1_S1	Primitive:
RAMB16_S1_S18	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 18-bit Ports
RAMB16_S1_S18	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 18-bit Ports
RAMB16_S1_S2	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 2-bit Ports
RAMB16_S1_S2	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 2-bit Ports
RAMB16_S1_S36	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 36-bit Ports
RAMB16_S1_S36	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 36-bit Ports
RAMB16_S1_S4	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 4-bit Ports
RAMB16_S1_S4	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 4-bit Ports
RAMB16_S1_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 9-bit Ports
RAMB16_S1_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 9-bit Ports
RAMB16_S18_S18	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 18-bit Ports
RAMB16_S18_S36	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 18-bit and 36-bit Ports
RAMB16_S2_S2	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit Ports
RAMB16_S2_S2	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit Ports
RAMB16_S2_S36	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 36-bit Ports
RAMB16_S2_S36	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 36-bit Ports
RAMB16_S2_S4	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 4-bit Ports
RAMB16_S2_S4	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 4-bit Ports
RAMB16_S2_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 9-bit Ports
RAMB16_S2_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 9-bit Ports

Design Element	Description
RAMB16_S36_S36	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with Two 36-bit Ports
RAMB16_S4_S18	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 18-bit Ports
RAMB16_S4_S18	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 18-bit Ports
RAMB16_S4_S36	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 36-bit Ports
RAMB16_S4_S36	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 36-bit Ports
RAMB16_S4_S4	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit Ports
RAMB16_S4_S4	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit Ports
RAMB16_S4_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 9-bit Ports
RAMB16_S4_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 9-bit Ports
RAMB16_S9_S18	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 9-bit and 18-bit Ports
RAMB16_S9_S36	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 9-bit and 36-bit Ports
RAMB16_S9_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 9-bit Ports
RAMB16_S9_S9	Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 9-bit Ports
ROM128X1	Primitive: 128-Deep by 1-Wide ROM
ROM16X1	Primitive: 16-Deep by 1-Wide ROM
ROM256X1	Primitive: 256-Deep by 1-Wide ROM
ROM32X1	Primitive: 32-Deep by 1-Wide ROM
ROM64X1	Primitive: 64-Deep by 1-Wide ROM

Registers & Latches

Design Element	Description
FDCE	Primitive: D Flip-Flop with Clock Enable and Asynchronous Clear
FDCE_1	Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Clear
FDCPE	Primitive: D Flip-Flop with Clock Enable and Asynchronous Preset and Clear
FDCPE_1	Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Preset and Clear
FDRSE	Primitive: D Flip-Flop with Synchronous Reset and Set and Clock Enable

Design Element	Description
FDRSE_1	Primitive: D Flip-Flop with Negative-Clock Edge, Synchronous Reset and Set, and Clock Enable
IDDR2	Primitive: Double Data Rate Input D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset
LDCPE	Primitive: Transparent Data Latch with Asynchronous Clear and Preset and Gate Enable
ODDR2	Primitive: Dual Data Rate Output D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset

Shift Register LUT

Design Element	Description	
SRL16	Primitive: 16-Bit Shift Register Look-Up-Table (LUT)	
SRL16_1	Primitive: 16-Bit Shift Register Look-Up-Table (LUT) with Negative-Edge Clock	
SRL16E	Primitive: 16-Bit Shift Register Look-Up-Table (LUT) with Clock Enable	
SRL16E_1	Primitive: 16-Bit Shift Register Look-Up-Table (LUT) with Negative-Edge Clock and Clock Enable	
SRLC16	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry	
SRLC16_1	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry and Negative-Edge Clock	
SRLC16E	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry and Clock Enable	
SRLC16E_1	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry, Negative-Edge Clock, and Clock Enable	

Slice/CLB Primitives

Design Element	Description
LUT1	Primitive: 1-Bit Look-Up-Table with General Output
LUT1_D	Primitive: 1-Bit Look-Up-Table with Dual Output
LUT1_L	Primitive: 1-Bit Look-Up-Table with Local Output
LUT2	Primitive: 2-Bit Look-Up-Table with General Output
LUT2_D	Primitive: 2-Bit Look-Up-Table with Dual Output
LUT2_L	Primitive: 2-Bit Look-Up-Table with Local Output
LUT3	Primitive: 3-Bit Look-Up-Table with General Output
LUT3_D	Primitive: 3-Bit Look-Up-Table with Dual Output
LUT3_L	Primitive: 3-Bit Look-Up-Table with Local Output
LUT4	Primitive: 4-Bit Look-Up-Table with General Output
LUT4_D	Primitive: 4-Bit Look-Up-Table with Dual Output

Design Element	Description	
LUT4_L	Primitive: 4-Bit Look-Up-Table with Local Output	
MULT_AND	Primitive: Fast Multiplier AND	
MUXCY	Primitive: 2-to-1 Multiplexer for Carry Logic with General Output	
MUXCY_D	Primitive: 2-to-1 Multiplexer for Carry Logic with Dual Output	
MUXCY_L	Primitive: 2-to-1 Multiplexer for Carry Logic with Local Output	
MUXF5	Primitive: 2-to-1 Look-Up Table Multiplexer with General Output	
MUXF5_D	Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output	
MUXF5_L	Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output	
MUXF6	Primitive: 2-to-1 Look-Up Table Multiplexer with General Output	
MUXF6_D	Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output	
MUXF6_L	Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output	
MUXF7	Primitive: 2-to-1 Look-Up Table Multiplexer with General Output	
MUXF7_D	Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output	
MUXF7_L	Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output	
MUXF8	Primitive: 2-to-1 Look-Up Table Multiplexer with General Output	
MUXF8_D	Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output	
MUXF8_L	Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output	
XORCY	Primitive: XOR for Carry Logic with General Output	
XORCY_D	Primitive: XOR for Carry Logic with Dual Output	
XORCY_L	Primitive: XOR for Carry Logic with Local Output	

About Design Elements


This section describes the design elements that can be used with this architecture. The design elements are organized alphabetically.

The following information is provided for each design element, where applicable:

- Name of element
- Brief description
- Schematic symbol (if any)
- Logic table (if any)
- Port descriptions
- Usage
- Available attributes (if any)
- Example instantiation code
- For more information

BSCAN_SPARTAN3

Primitive: Spartan-3 Register State Capture for Bitstream Readback



Introduction

This design element provides access to the BSCAN sites on a Spartan-3 device. It is used to create internal boundary scan chains. The 4-pin JTAG interface (TDI, TDO, TCK, and TMS) are dedicated pins in Spartan-3. To use normal JTAG for boundary scan purposes, just hook up the JTAG pins to the port and go. The pins on the BSCAN_SPARTAN3 symbol do not need to be connected, unless those special functions are needed to drive an internal scan chain.

A signal on the TDO1 input is passed to the external TDO output when the USER1 instruction is executed; the SEL1 output goes High to indicate that the USER1 instruction is active. The DRCK1 output provides USER1 access to the data register clock (generated by the TAP controller). The TDO2 and SEL2 pins perform a similar function for the USER2 instruction and the DRCK2 output provides USER2 access to the data register clock (generated by the TAP controller). The RESET, UPDATE, SHIFT, and CAPTURE pins represent the decoding of the corresponding state of the boundary scan internal state machine. The TDI pin provides access to the TDI signal of the JTAG port in order to shift data into an internal scan chain.

Note For specific information on boundary scan for an architecture, see The Programmable Logic Data Sheets

Design Entry Method

Instantiation	Recommended
Inference	No
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- BSCAN_SPARTAN3: Boundary Scan primitive for connecting internal logic to
-- JTAG interface. Spartan-3
-- Xilinx HDL Libraries Guide, version 10.1

BSCAN_SPARTAN3_inst : BSCAN_SPARTAN3
port map (
CAPTURE => CAPTURE, -- CAPTURE output from TAP controller
DRCK1 => DRCK1, -- Data register output for USER1 functions
DRCK2 => DRCK2, -- Data register output for USER2 functions
```

```
RESET => RESET, -- Reset output from TAP controller

SEL1 => SEL1, -- USER1 active output

SEL2 => SEL2, -- USER2 active output

SHIFT => SHIFT, -- SHIFT output from TAP controller

TDI => TDI, -- TDI output from TAP controller

UPDATE => UPDATE, -- UPDATE output from TAP controller

TDO1 => TDO1, -- Data input for USER1 function

TDO2 => TDO2 -- Data input for USER2 function

);

-- End of BSCAN_SPARTAN3_inst instantiation
```

Verilog Instantiation Template

```
// BSCAN_SPARTAN3: Boundary Scan primitive for connecting internal logic to
//
                  JTAG interface.
                  Spartan-3/3E
//
// Xilinx HDL Libraries Guide, version 10.1
BSCAN_SPARTAN3 BSCAN_SPARTAN3_inst (
.CAPTURE(CAPTURE), // CAPTURE output from TAP controller
// Data register output for USER2 functions
// Reset output from TAP controller
.DRCK2(DRCK2),
.RESET(RESET),
.SEL1(SEL1),
                 // USER1 active output
.SEL2(SEL2),
                 // USER2 active output
.SHIFT(SHIFT),
                // SHIFT output from TAP controller
                 // TDI output from TAP controller
.TDI(TDI),
                // UPDATE output from TAP controller
.UPDATE(UPDATE),
.TD01(TD01),
                 // Data input for USER1 function
                  // Data input for USER2 function
.TDO2(TDO2)
);
// End of BSCAN_SPARTAN3_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

BUFG

Primitive: Global Clock Buffer

BUFG

Introduction

This design element is a high-fanout buffer that connects signals to the global routing resources for low skew distribution of the signal. BUFGs are typically used on clock nets as well other high fanout nets like sets/resets and clock enables.

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

BUFGCE

Primitive: Global Clock Buffer with Clock Enable



Introduction

This design element is a global clock buffer with a single gated input. Its O output is "0" when clock enable (CE) is Low (inactive). When clock enable (CE) is High, the I input is transferred to the O output.

Logic Table

Inputs		Outputs
I	CE	О
X	0	0
I	1	I

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- BUFGCE: Global Clock Buffer with Clock Enable (active high)
-- Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1

BUFGCE_inst : BUFGCE
port map (
0 => 0,  -- Clock buffer ouptput
CE => CE, -- Clock enable input
I => I   -- Clock buffer input
);

-- End of BUFGCE_inst instantiation
```

Verilog Instantiation Template

```
// BUFGCE: Global Clock Buffer with Clock Enable (active high)
// Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1
```

```
BUFGCE BUFGCE_inst (
.0(0),    // Clock buffer output
.CE(CE),    // Clock enable input
.I(I)    // Clock buffer input
);
// End of BUFGCE_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

BUFGCE_1

Primitive: Global Clock Buffer with Clock Enable and Output State 1



Introduction

This design element is a multiplexed global clock buffer with a single gated input. Its O output is High (1) when clock enable (CE) is Low (inactive). When clock enable (CE) is High, the I input is transferred to the O output.

Logic Table

Inputs		Outputs
I	CE	0
X	0	1
I	1	I

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// BUFGCE_1: Global Clock Buffer with Clock Enable (active low)
// Virtex-II/II-Pro, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1
```

```
BUFGCE_1 BUFGCE_1_inst (
.0(0),    // Clock buffer output
.CE(CE),    // Clock enable input
.I(I)    // Clock buffer input
);

// End of BUFGCE_1_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

BUFGMUX

Primitive: Global Clock MUX Buffer



Introduction

BUFGMUX is a multiplexed global clock buffer, based off of the BUFGCTRL, that can select between two input clocks: I0 and I1. When the select input (S) is Low, the signal on I0 is selected for output (O). When the select input (S) is High, the signal on I1 is selected for output.

BUFGMUX and BUFGMUX_1 are distinguished by the state the output assumes when that output switches between clocks in response to a change in its select input. BUGFMUX assumes output state 0 and BUFGMUX_1 assumes output state 1.

Note BUFGMUX guarantees that when S is toggled, the state of the output remains in the inactive state until the next active clock edge (either I0 or I1) occurs.

Port Descriptions

Inputs		Outputs	
10	I1	S	0
10	X	0	10
Χ	I1	1	I1
X	Х		0
X	Х		0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
);
-- End of BUFGMUX_inst instantiation
```

Verilog Instantiation Template

```
// BUFGMUX: Global Clock Buffer 2-to-1 MUX
// Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1

BUFGMUX BUFGMUX_inst (
.0(0), // Clock MUX output
.I0(10), // Clock0 input
.I1(I1), // Clock1 input
.S(S) // Clock select input
);

// End of BUFGMUX_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

BUFGMUX_1

Primitive: Global Clock MUX Buffer with Output State 1



Introduction

This design element is a multiplexed global clock buffer that can select between two input clocks: I0 and I1. When the select input (S) is Low, the signal on I0 is selected for output (0). When the select input (S) is High, the signal on I1 is selected for output.

This design element is distinguished from BUFGMUX by the state the output assumes when that output switches between clocks in response to a change in its select input. BUFGMUX assumes output state 0 and BUFGMUX_1 assumes output state 1.

Logic Table

Inputs			Outputs
10	I1	S	0
IO	X	0	10
X	I1	1	I1
X	Х		1
Χ	X		1

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template


Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

CAPTURE_SPARTAN3

Primitive: Spartan-3 Register State Capture for Bitstream Readback



Introduction

The Copyrights and Trademarks element provides user control and synchronization over when and how the capture register (flip-flop and latch) information task is requested. The readback function is provided through dedicated configuration port instructions. However, without this component the readback data is synchronized to the configuration clock. Only register (flip-flop and latch) states can be captured. Although LUT RAM, SRL, and block RAM states are readback, they cannot be captured.

An asserted high CAP signal indicates that the registers in the device are to be captured at the next Low-to-High clock transition. By default, data is captured after every trigger when CLK transitions while CAP is asserted. To limit the readback operation to a single data capture, add the ONESHOT=TRUE attribute to the Copyrights and Trademarks component.

Port Descriptions

Signal Name	Direction	Size	Function
CAP	Input	1-bits	Readback capture trigger
CLK	Input	1-bit	Readback capture clock

Design Entry Method

Instantiation	Recommended
Inference	No
Coregen and wizards	No
Macro support	No

Connect all inputs and outputs to the design in order to ensure proper operation.

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
ONESHOT	Boolean	TRUE, FALSE	TRUE	Specifies the procedure for performing single readback per CAP trigger.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- CAPTURE_SPARTAN3: Register State Capture for Bitstream Readback
-- Spartan-3
-- Xilinx HDL Libraries Guide, version 10.1

CAPTURE_SPARTAN3_inst : CAPTURE_SPARTAN3
port map (
CAP => CAP, -- Capture input
CLK => CLK -- Clock input
);
-- End of CAPTURE_SPARTAN3_inst instantiation
```

Verilog Instantiation Template

```
// CAPTURE_SPARTAN3: Register State Capture for Bitstream Readback
// Spartan-3/3E
// Xilinx HDL Libraries Guide, version 10.1


CAPTURE_SPARTAN3 CAPTURE_SPARTAN3_inst (
.CAP(CAP), // Capture input
.CLK(CLK) // Clock input
);

// End of CAPTURE_SPARTAN3_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

DCM_SP

Primitive: Digital Clock Manager



Introduction

This design element is a digital clock manager that provides multiple functions. It can implement a clock delay locked loop (DLL), a digital frequency synthesizer (DFS) , and a digital phase shifter (DPS). DCM_SPs are useful for eliminating the clock delay coming on and off the chip, shifting the clock phase to improve data capture, deriving different frequency clocks, as well as other useful clocking functions.

Design Entry Method

Instantiation	Yes
Inference	No
Coregen and wizards	Recommended
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default
CLK_FEEDBACK	String	"NONE", "2X", or "1X"	"1X"
CLKDV_DIVIDE	REAL	1.5, 2.0, 2.5, 3.0, 3.5, 4.0, 4.5, 5.0, 5.5, 6.0, 6.5, 7.0, 7.5, 8.0, 9.0, 10.0, 11.0, 12.0, 13.0, 14.0, 15.0 or 16.0	2.0
CLKFX_DIVIDE	Integer	1 to 32	1
CLKFX_MULTIPLY	Integer	2 to 32	4
CLKIN_DIVIDE_BY_2	Boolean	FALSE, TRUE	FALSE
CLKIN_PERIOD	REAL	0.0001 to 1000	0

Attribute	Туре	Allowed Values	Default
CLKOUT_PHASE_SHIFT	String	"NONE", "FIXED" or "VARIABLE"	"NONE"
DESKEW_ADJUST	String	"SOURCE_SYNCHRONOUS", "SYSTEM SYNCHRONOUS" or "0"	""SYSTEM_SYNCHRONOUS"
FACTORY_JF	16-Bit Hexadecimal	የአካታ 56-Bit Hexadecimal value	C080
PHASE_SHIFT	Integer	-255 to 255	0
DFS_FREQUENCY_MODE	String	"LOW," "HIGH"	"LOW"
DLL_FREQUENCY_MODE	String	"LOW", "HIGH"	"LOW"
DSS_MODE	String		"NONE"
DUTY_CYCLE_CORREC-TION	Boolean	TRUE, FALSE	TRUE
STARTUP_WAIT	Boolean	TRUE, FALSE	TRUE

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- DCM_SP: Digital Clock Manager Circuit
            Spartan-3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
DCM_SP_inst : DCM_SP
generic map (
CLKDV_DIVIDE => 2.0, -- Divide by: 1.5,2.0,2.5,3.0,3.5,4.0,4.5,5.0,5.5,6.0,6.5
        7.0,7.5,8.0,9.0,10.0,11.0,12.0,13.0,14.0,15.0 or 16.0
CLKFX_DIVIDE => 1, -- Can be any interger from 1 to 32
CLKFX MULTIPLY => 4, -- Can be any integer from 1 to 32
CLKIN_DIVIDE_BY_2 => FALSE, -- TRUE/FALSE to enable CLKIN divide by two feature
CLKIN_PERIOD => 0.0, -- Specify period of input clock
CLKOUT_PHASE_SHIFT => "NONE", -- Specify phase shift of "NONE", "FIXED" or "VARIABLE" CLK_FEEDBACK => "1X", -- Specify clock feedback of "NONE", "1X" or "2X" DESKEW_ADJUST => "SYSTEM_SYNCHRONOUS", -- "SOURCE_SYNCHRONOUS", "SYSTEM_SYNCHRONOUS" or
       an integer from 0 to 15
                                     -- "HIGH" or "LOW" frequency mode for
DFS_FREQUENCY_MODE => "LOW",
-- frequency synthesis
DLL_FREQUENCY_MODE => "LOW", -- "HIGH" or "LOW" frequency mode for DLL
DUTY_CYCLE_CORRECTION => TRUE, -- Duty cycle correction, TRUE or FALSE
FACTORY_JF => X"C080",
PHASE SHIFT => 0.
                                  -- FACTORY JF Values
PHASE_SHIFT => 0,
                           -- Amount of fixed phase shift from -255 to 255
STARTUP_WAIT => FALSE) -- Delay configuration DONE until DCM_SP LOCK, TRUE/FALSE
port map (
                   -- 0 degree DCM CLK ouptput
CLK0 => CLK0,
CLK180 => CLK180, -- 180 degree DCM CLK output
CLK270 => CLK270, -- 270 degree DCM CLK output
CLK2X => CLK2X, -- 2X DCM CLK output
CLK2X180 => CLK2X180, -- 2X, 180 degree DCM CLK out
                  -- 90 degree DCM CLK output
CLK90 \Rightarrow CLK90,
```

```
-- Divided DCM CLK out (CLKDV_DIVIDE)
-- DCM CLK synthesis out (M/D)
CLKDV => CLKDV,
CLKFX => CLKFX,
CLKFX180 => CLKFX180, -- 180 degree CLK synthesis out
LOCKED => LOCKED, -- DCM LOCK status output
PSDONE => PSDONE, -- Dynamic phase adjust done output
STATUS => STATUS, -- 8-bit DCM status bits output
CLKFB => CLKFB, -- DCM clock feedback
CLKIN => CLKIN,
                    -- Clock input (from IBUFG, BUFG or DCM)
PSCLK => PSCLK, -- Dynamic phase adjust enable input

DSEN => PSEN, -- Dynamic phase adjust enable input
PSINCDEC => PSINCDEC, -- Dynamic phase adjust increment/decrement
                   -- DCM asynchronous reset input
RST => RST
);
-- End of DCM_SP_inst instantiation
```


Verilog Instantiation Template

```
// DCM_SP: Digital Clock Manager Circuit
         Spartan-3E/3A
// Xilinx HDL Libraries Guide, version 10.1
DCM SP #(
.CLKDV_DIVIDE(2.0), // Divide by: 1.5,2.0,2.5,3.0,3.5,4.0,4.5,5.0,5.5,6.0,6.5
// 7.0,7.5,8.0,9.0,10.0,11.0,12.0,13.0,14.0,15.0 or 16.0
.CLKFX_DIVIDE(1), // Can be any integer from 1 to 32
.CLKFX_MULTIPLY(4), // Can be any integer from 2 to 32
.CLKIN_DIVIDE_BY_2("FALSE"), // TRUE/FALSE to enable CLKIN divide by two feature
.CLKOUT_PHASE_SHIFT("NONE"), // Specify phase shift of NONE, FIXED or VARIABLE
.CLK_FEEDBACK("1X"), // Specify clock feedback of NONE, 1X or 2X
                                      // SOURCE_SYNCHRONOUS, SYSTEM_SYNCHRONOUS or
.DESKEW_ADJUST("SYSTEM_SYNCHRONOUS"),
// an integer from 0 to 15
.DFS_FREQUENCY_MODE("LOW"), // HIGH or LOW frequency mode for frequency synthesis
.DLL_FREQUENCY_MODE("LOW"),
                            // HIGH or LOW frequency mode for DLL
.DUTY_CYCLE_CORRECTION("TRUE"), // Duty cycle correction, TRUE or FALSE
.FACTORY_JF(16 'hC080), // FACTORY JF values
.PHASE SHIFT(0),
                   // Amount of fixed phase shift from -255 to 255
.STARTUP_WAIT("FALSE") // Delay configuration DONE until DCM LOCK, TRUE/FALSE
) DCM_SP_inst (
                 // 0 degree DCM CLK output
.CLK0(CLK0),
.CLK180(CLK180), // 180 degree DCM CLK output
.CLK270(CLK270), // 270 degree DCM CLK output
                // 2X DCM CLK output
.CLK2X(CLK2X),
.CLK2X180(CLK2X180), // 2X, 180 degree DCM CLK out .CLK90(CLK90), // 90 degree DCM CLK output
               // Divided DCM CLK out (CLKDV_DIVIDE)
// DCM CLK synthesis out (M/D)
.CLKDV(CLKDV),
.CLKFX(CLKFX),
.CLKFX180(CLKFX180), // 180 degree CLK synthesis out
.LOCKED(LOCKED), // DCM LOCK status output
.PSDONE(PSDONE), // Dynamic phase adjust done output
.STATUS(STATUS), // 8-bit DCM status bits output
.CLKFB(CLKFB), \ \ //\ \ DCM\ \ clock\ \ feedback
.CLKIN(CLKIN),
                 // Clock input (from IBUFG, BUFG or DCM)
               // Dynamic phase adjust clock input
// Dynamic phase adjust enable input
.PSCLK(PSCLK),
.PSEN(PSEN),
.PSINCDEC(PSINCDEC), // Dynamic phase adjust increment/decrement
                 // DCM asynchronous reset input
.RST(RST)
);
// End of DCM_SP_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

FDCE

Primitive: D Flip-Flop with Clock Enable and Asynchronous Clear



Introduction

This design element is a single D-type flip-flop with clock enable and asynchronous clear. When clock enable (CE) is High and asynchronous clear (CLR) is Low, the data on the data input (D) of this design element is transferred to the corresponding data output (Q) during the Low-to-High clock (C) transition. When CLR is High, it overrides all other inputs and resets the data output (Q) Low. When CE is Low, clock transitions are ignored.

For XC9500XL and XC9500XV devices, logic connected to the clock enable (CE) input may be implemented using the clock enable product term (p-term) in the macrocell, provided the logic can be completely implemented using the single p-term available for clock enable without requiring feedback from another macrocell. Only FDCE and FDPE flip-flops may take advantage of the clock-enable p-term.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs			Outputs	
CLR	CE	D	С	Q
1	X	X	X	0
0	0	X	X	No Change
0	1	D	?	D

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

use UNISIM.vcomponents.all;

- -- FDCE: Single Data Rate D Flip-Flop with Asynchronous Clear and -- Clock Enable (posedge clk). All families.
- -- Xilinx HDL Libraries Guide, version 10.1


Verilog Instantiation Template

```
\ensuremath{//} FDCE: Single Data Rate D Flip-Flop with Asynchronous Clear and
//
         Clock Enable (posedge clk).
        All families.
// Xilinx HDL Libraries Guide, version 10.1
FDCE #(
.INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
) FDCE_inst (
            // Data output
.Q(Q),
.C(C),
            // Clock input
.CE(CE),
           // Clock enable input
.CLR(CLR), // Asynchronous clear input
.D(D)
            // Data input
);
// End of FDCE_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

FDCE_1

Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Clear



Introduction

This design element is a single D-type flip-flop with data (D), clock enable (CE), asynchronous clear (CLR) inputs, and data output (Q). The asynchronous CLR input, when High, overrides all other inputs and sets the Q output Low. The data on the (D) input is loaded into the flip-flop when CLR is Low and CE is High on the High-to-Low clock (C) transition. When CE is Low, the clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs				Outputs
CLR	CE	D	С	Q
1	X	X	X	0
0	0	X	?	No Change
0	1	1	?	1
0	1	0	?	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	1-Bit Binary	0 or 1	0	Sets the initial value of Q output after configuration.

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- FDCE_1: Single Data Rate D Flip-Flop with Asynchronous Clear and
          Clock Enable (negedge clock). All families.
-- Xilinx HDL Libraries Guide, version 10.1
FDCE_1_inst : FDCE_1
generic map (
INIT => '0') -- Initial value of register ('0' or '1')
port map (
Q => Q,
             -- Data output
C \Rightarrow C
            -- Clock input
CE => CE,
            -- Clock enable input
CLR => CLR, -- Asynchronous clear input
             -- Data input
D => D
);
-- End of FDCE_1_inst instantiation
```


Verilog Instantiation Template

```
// FDCE_1: Single Data Rate D Flip-Flop with Asynchronous Clear and
//
          Clock Enable (negedge clock).
//
          All families.
// Xilinx HDL Libraries Guide, version 10.1
FDCE_1 #(
.INIT(1'b0) // Initial value of register (1'b0 or 1'b1) \,
) FDCE_1_inst (
.Q(Q), // Data output
           // Clock input
.C(C),
           // Clock enable input
.CE(CE),
.CLR(CLR), // Asynchronous clear input
           // Data input
.D(D)
// End of FDCE_1_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

FDCPE

Primitive: D Flip-Flop with Clock Enable and Asynchronous Preset and Clear



Introduction

This design element is a single D-type flip-flop with data (D), clock enable (CE), asynchronous preset (PRE), and asynchronous clear (CLR) inputs. The asynchronous active high PRE sets the Q output High; that active high CLR resets the output Low and has precedence over the PRE input. Data on the D input is loaded into the flip-flop when PRE and CLR are Low and CE is High on the Low-to-High clock (C) transition. When CE is Low, the clock transitions are ignored and the previous value is retained. The FDCPE is generally implemented as a slice or IOB register within the device.

For FPGA devices, upon power-up, the initial value of this component is specified by the INIT attribute. If a subsequent GSR (Global Set/Reset) is asserted, the flop is asynchronously set to the INIT value.

Note While this device supports the use of asynchronous set and reset, it is not generally recommended to be used for in most cases. Use of asynchronous signals pose timing issues within the design that are difficult to detect and control and also have an adverse affect on logic optimization causing a larger design that can consume more power than if a synchronous set or reset is used.

Logic Table

Inputs	Outputs				
CLR	PRE	CE	D	С	Q
1	X	X	X	Χ	0
0	1	X	X	X	1
0	0	0	X	X	No Change
0	0	1	D		D

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	1-Bit Binary	0 or 1	0	Sets the initial value of Q output after configuration and on GSR

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- FDCPE: Single Data Rate D Flip-Flop with Asynchronous Clear, Set and
          Clock Enable (posedge clk). All families.
-- Xilinx HDL Libraries Guide, version 10.1
FDCPE_inst : FDCPE
generic map (
INIT => '0') -- Initial value of register ('0' or '1')
port map (
             -- Data output
Q => Q,
C => C,
            -- Clock input
CE => CE,
            -- Clock enable input
CLR => CLR, -- Asynchronous clear input
D \Rightarrow D,
             -- Data input
           -- Asynchronous set input
PRE => PRE
-- End of FDCPE_inst instantiation
```


Verilog Instantiation Template

```
// FDCPE: Single Data Rate D Flip-Flop with Asynchronous Clear, Set and
         Clock Enable (posedge clk).
//
          All families.
// Xilinx HDL Libraries Guide, version 10.1
FDCPE #(
.INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
) FDCPE_inst (
           // Data output
.Q(Q),
           // Clock input
.C(C),
.CE(CE),
           // Clock enable input
.CLR(CLR), // Asynchronous clear input
.D(D),
           // Data input
.PRE(PRE) // Asynchronous set input
// End of FDCPE_inst instantiation
```

- See the Spartan-3E User Guide.
- See the *Spartan-3E Data Sheets*.

FDCPE_1

Primitive: D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Preset and Clear



Introduction

FDCPE_1 is a single D-type flip-flop with data (D), clock enable (CE), asynchronous preset (PRE), and asynchronous clear (CLR) inputs and data output (Q). The asynchronous PRE, when High, sets the (Q) output High; CLR, when High, resets the output Low. Data on the (D) input is loaded into the flip-flop when PRE and CLR are Low and CE is High on the High-to-Low clock (C) transition. When CE is Low, the clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs	Inputs				
CLR	PRE	CE	D	С	Q
1	X	X	X	X	0
0	1	X	X	X	1
0	0	0	X	X	No Change
0	0	1	D		D

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	1-Bit Binary	0 or 1	0	Sets the initial value of Q output after configuration

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- FDCPE_1: Single Data Rate D Flip-Flop with Asynchronous Clear, Set and
           Clock Enable (negedge clock). All families.
-- Xilinx HDL Libraries Guide, version 10.1
FDCPE_1_inst : FDCPE_1
generic map (
INIT => '0') -- Initial value of register ('0' or '1')
port map (
Q => Q,
             -- Data output
C \Rightarrow C
             -- Clock input
CE => CE,
             -- Clock enable input
CLR => CLR, -- Asynchronous clear input
D => D,
             -- Data input
           -- Asynchronous set input
PRE => PRE
);
-- End of FDCPE_1_inst instantiation
```


Verilog Instantiation Template

```
// FDCPE_1: Single Data Rate D Flip-Flop with Asynchronous Clear, Set and
//
           Clock Enable (negedge clock).
//
           All families.
// Xilinx HDL Libraries Guide, version 10.1
FDCPE_1 #(
.INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
) FDCPE_1_inst (
.Q(Q),
           // Data output
.C(C),
           // Clock input
           // Clock enable input
.CE(CE),
.CLR(CLR), // Asynchronous clear input
           // Data input
.D(D),
.PRE(PRE) // Asynchronous set input
);
// End of FDCPE_1_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

FDRSE

Primitive: D Flip-Flop with Synchronous Reset and Set and Clock Enable



Introduction

FDRSE is a single D-type flip-flop with synchronous reset (R), synchronous set (S), clock enable (CE) inputs. The reset (R) input, when High, overrides all other inputs and resets the Q output Low during the Low-to-High clock transition. (Reset has precedence over Set.) When the set (S) input is High and R is Low, the flip-flop is set, output High, during the Low-to-High clock (C) transition. Data on the D input is loaded into the flip-flop when R and S are Low and CE is High during the Low-to-High clock transition.

Upon power-up, the initial value of this component is specified by the INIT attribute. If a subsequent GSR (Global Set/Reset) is asserted, the flop is asynchronously set to the INIT value.

Logic Table

Inputs	Inputs					
R	S	CE	D	С	Q	
1	X	X	Х		0	
0	1	Х	X		1	
0	0	0	X	X	No Change	
0	0	1	1		1	
0	0	1	0		0	

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

36

Attribute	Type	Allowed Values	Default	Description
INIT	1-Bit Binary	0 or 1	0	Sets the initial value of Q output after configuration

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- FDRSE: Single Data Rate D Flip-Flop with Synchronous Clear, Set and
          Clock Enable (posedge clk). All families.
-- Xilinx HDL Libraries Guide, version 10.1
FDRSE_inst : FDRSE
generic map (
INIT => '0') -- Initial value of register ('0' or '1')
port map (
Q => Q,
             -- Data output
C \Rightarrow C
             -- Clock input
CE => CE,
             -- Clock enable input
D => D,
             -- Data input
            -- Synchronous reset input
R => R,
             -- Synchronous set input
S => S
);
-- End of FDRSE_inst instantiation
```


Verilog Instantiation Template

```
// FDRSE: Single Data Rate D Flip-Flop with Synchronous Clear, Set and
//
          Clock Enable (posedge clk).
//
          All families.
// Xilinx HDL Libraries Guide, version 10.1
FDRSE #(
.INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
) FDRSE_inst (
.Q(Q),
           // Data output
.C(C),
           // Clock input
           // Clock enable input
.CE(CE),
.D(D),
           // Data input
            // Synchronous reset input
.R(R),
            // Synchronous set input
.S(S)
);
// End of FDRSE_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

FDRSE_1

Primitive: D Flip-Flop with Negative-Clock Edge, Synchronous Reset and Set, and Clock Enable



Introduction

FDRSE_1 is a single D-type flip-flop with synchronous reset (R), synchronous set (S), and clock enable (CE) inputs and data output (Q). The reset (R) input, when High, overrides all other inputs and resets the (Q) output Low during the High-to-Low clock transition. (Reset has precedence over Set.) When the set (S) input is High and R is Low, the flip-flop is set, output High, during the High-to-Low clock (C) transition. Data on the (D) input is loaded into the flip-flop when (R) and (S) are Low and (CE) is High during the High-to-Low clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs					Outputs
R	S	CE	D	С	Q
1	Χ	Χ	Χ		0
0	1	Х	Х		1
0	0	0	Х	X	No Change
0	0	1	D		D

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	1-Bit Binary	0 or 1	0	Sets the initial value of Q output after config

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- FDRSE_1: Single Data Rate D Flip-Flop with Synchronous Clear, Set and
           Clock Enable (negedge clock). All families.
-- Xilinx HDL Libraries Guide, version 10.1
FDRSE_1_inst : FDRSE_1
generic map (
INIT => '0') -- Initial value of register ('0' or '1')
port map (
Q => Q,
             -- Data output
C \Rightarrow C
             -- Clock input
CE => CE,
             -- Clock enable input
             -- Data input
D => D,
            -- Synchronous reset input
R => R,
             -- Synchronous set input
S => S
);
-- End of FDRSE_1_inst instantiation
```

Verilog Instantiation Template

```
// FDRSE_1: Single Data Rate D Flip-Flop with Synchronous Clear, Set and
//
           Clock Enable (negedge clock).
//
            All families.
// Xilinx HDL Libraries Guide, version 10.1
FDRSE_1 #(
.INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
) FDRSE_1_inst (
.Q(Q),
           // Data output
.C(C),
           // Clock input
           // Clock enable input
.CE(CE),
.D(D),
           // Data input
            // Synchronous reset input
.R(R),
            // Synchronous set input
.S(S)
);
// End of FDRSE_1_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

IBUF

Primitive: Input Buffer



Introduction

This design element is automatically inserted (inferred) by the synthesis tool to any signal directly connected to a top-level input or in-out port of the design. You should generally let the synthesis tool infer this buffer. However, it can be instantiated into the design if required. In order to do so, connect the input port (I) directly to the associated top-level input or in-out port, and connect the output port (O) to the logic sourced by that port. Modify any necessary generic maps (VHDL) or named parameter value assignment (Verilog) in order to change the default behavior of the component.

Usage

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

In general, this element is inferred by the synthesis tool for any specified top-level input port to the design. It is generally not necessary to specify them in the source code however if desired, they be manually instantiated by either copying the instantiation code from the ISE Libaries Guide HDL Template and paste it into the top-level entity/module of your code. It is recommended to always put all I/O components on the top-level of the design to help facilitate hierarchical design methods. Connect the I port directly to the top-level input port of the design and the O port to the logic in which this input is to source. Specify the desired generic/defparam values in order to configure the proper behavior of the buffer.

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
IOSTANDARD	String	See Note Below	DEFAULT	Sets the programmable I/O standard for the input.
IBUF_DELAY _VALUE	Binary	0 thru 12	0	Specifies the amount of additional delay to add to the non-registered path out of the IOB
IFD_DELAY _VALUE	Binary	AUTO, 0 thru 6	AUTO	Specifies the amount of additional delay to add to the registered path within the IOB

Note Consult the device user guide or databook for the allowed values and the default value.

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- IBUF: Single-ended Input Buffer
       All devices
-- Xilinx HDL Libraries Guide, version 10.1
IBUF_inst : IBUF
generic map (
IBUF_DELAY_VALUE => "0", -- Specify the amount of added input delay
-- for buffer, "0"-"16" (Spartan-3E/3A only)
IFD_DELAY_VALUE => "AUTO", -- Specify the amount of added delay
-- for input register, "AUTO", "0"-"8" (Spartan-3E/3A only)
IOSTANDARD => "DEFAULT")
port map (
0 => 0,
            -- Buffer output
I => I
           -- Buffer input (connect directly to top-level port)
);
-- End of IBUF_inst instantiation
```

Verilog Instantiation Template

```
// IBUF: Single-ended Input Buffer
//
       All devices
// Xilinx HDL Libraries Guide, version 10.1
IBUF #(
.IBUF_DELAY_VALUE("0"),
                        // Specify the amount of added input delay for
// the buffer, "0"-"16" (Spartan-3E/3A only)
.IFD_DELAY_VALUE("AUTO"), // Specify the amount of added delay for input
// register, "AUTO", "0"-"8" (Spartan-3E/3A only)
.IOSTANDARD("DEFAULT")
                        // Specify the input I/O standard
)IBUF_inst (
.0(0), // Buffer output
.I(I)
          // Buffer input (connect directly to top-level port)
);
// End of IBUF_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

IBUFDS

Primitive: Differential Signaling Input Buffer with Optional Delay

IBUFDS

Introduction

This design element is an input buffer that supports low-voltage, differential signaling. In IBUFDS, a design level interface signal is represented as two distinct ports (I and IB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET_P and MYNET_N). Optionally, a programmable differential termination feature is available to help improve signal integrity and reduce external components. Also available is a programmable delay to assist in the capturing of incoming data to the device.

Logic Table

Inputs		Outputs
I	IB	0
0	0	No Change
0	1	0
1	0	1
1	1	No Change

Design Entry Method

Instantiation	Recommended
Inference	No
Coregen and wizards	No
Macro support	No

Put all I/O components on the top-level of the design to help facilitate hierarchical design methods. Connect the I port directly to the top-level "master" input port of the design, the IB port to the top-level "slave" input port, and the O port to the logic in which this input is to source. Specify the desired generic/defparam values in order to configure the proper behavior of the buffer.

Available Attributes

Attribute	Type	Allowed Values	Default	Description
IOSTANDARD	String	See Note Below	DEFAULT	Sets the programmable I/O standard
IBUF_DELAY_VALUE	Binary	0 thru 12	0	Specifies the amount of additional d the IOB
IFD_DELAY_VALUE	Binary	AUTO, 0 thru 6	AUTO	Specifies the amount of additional d the IOB
DIFF TERM	Boolean	TRUE or FALSE	FALSE	Enables the built-in differential term

Note Consult the device user guide or databook for the allowed values and the default value.

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- IBUFDS: Differential Input Buffer
           Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
IBUFDS_inst : IBUFDS
generic map (
CAPACITANCE => "DONT_CARE", -- "LOW", "NORMAL", "DONT_CARE" (Virtex-4 only)
DIFF_TERM => FALSE, -- Differential Termination (Virtex-4/5, Spartan-3E/3A)
IBUF_DELAY_VALUE => "0", -- Specify the amount of added input delay -- for buffer, "0"-"16" (Spartan-3E/3A only)
IFD_DELAY_VALUE => "AUTO", -- Specify the amount of added delay
-- for input register, "AUTO", "0"-"8" (Spartan-3E/3A only)
IOSTANDARD => "DEFAULT")
port map (
0 => 0, -- Clock buffer output
I => I, -- Diff_p clock buffer input (connect directly to top-level port)
IB => IB -- Diff_n clock buffer input (connect directly to top-level port)
-- End of IBUFDS_inst instantiation
```


Verilog Instantiation Template

```
// IBUFDS: Differential Input Buffer
           Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
//
// Xilinx HDL Libraries Guide, version 10.1
IBUFDS #(
.CAPACITANCE("DONT_CARE"), // "LOW", "NORMAL", "DONT_CARE" (Virtex-4 only)
                        // Differential Termination (Virtex-4/5, Spartan-3E/3A)
// Specify the amount of added input delay for
.DIFF_TERM("FALSE"),
.IBUF_DELAY_VALUE("0"),
     the buffer, "0"-"16" (Spartan-3E only)
.IFD_DELAY_VALUE("AUTO"),
                            // Specify the amount of added delay for input
// register, "AUTO", "0"-"8" (Spartan-3E/3A only)
.IOSTANDARD("DEFAULT")
                           // Specify the input I/O standard
) IBUFDS_inst (
.O(O), // Buffer output
.I(I), // Diff_p buffer input (connect directly to top-level port)
.IB(IB) // Diff_n buffer input (connect directly to top-level port)
// End of IBUFDS_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the Spartan-3E Data Sheets.

IBUFG

Primitive: Dedicated Input Clock Buffer



Introduction

The IBUFG is a dedicated input to the device which should be used to connect incoming clocks to the FPGA to the global clock routing resources. The IBUFG provides dedicated connections to the DCM_SP and BUFG providing the minimum amount of clock delay and jitter to the device. The IBUFG input can only be driven by the global clock pins. The IBUFG output can drive CLKIN of a DCM_SP, BUFG, or your choice of logic. The IBUFG can be routed to your choice of logic to allow the use of the dedicated clock pins for general logic.

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
IOSTANDARD	String	See Note Below	"DEFAULT"	Sets the programmable I/O
IFD_DELAY_VALUE	Binary	AUTO, 0 thru 8	AUTO	Specifies the amount of add path within the IOB

Note Consult the device user guide or databook for the allowed values and the default value.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- IBUFG: Global Clock Buffer (sourced by an external pin)
-- Xilinx HDL Libraries Guide, version 10.1

IBUFG_inst : IBUFG
generic map (
IOSTANDARD => "DEFAULT")
port map (
0 => 0, -- Clock buffer output
I => I -- Clock buffer input (connect directly to top-level port)
);
-- End of IBUFG_inst instantiation
```

Verilog Instantiation Template

```
// IBUFG: Global Clock Buffer (sourced by an external pin)
// All FPGAs
// Xilinx HDL Libraries Guide, version 10.1

IBUFG #(
.IOSTANDARD("DEFAULT")
) IBUFG_inst (
.O(0), // Clock buffer output
.I(I) // Clock buffer input (connect directly to top-level port)
);

// End of IBUFG_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

IBUFGDS

Primitive: Differential Signaling Dedicated Input Clock Buffer and Optional Delay



Introduction

This design element is a dedicated differential signaling input buffer for connection to the clock buffer (BUFG) or DCM. In IBUFGDS, a design-level interface signal is represented as two distinct ports (I and IB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET_P and MYNET_N). Optionally, a programmable differential termination feature is available to help improve signal integrity and reduce external components. Also available is a programmable delay is to assist in the capturing of incoming data to the device.

Logic Table

Inputs		Outputs
I	IB	0
0	0	No Change
0	1	0
1	0	1
1	1	No Change

Design Entry Method

Instantiation	Recommended
Inference	No
Coregen and wizards	No
Macro support	No

Put all I/O components on the top-level of the design to help facilitate hierarchical design methods. Connect the I port directly to the top-level "master" input port of the design, the IB port to the top-level "slave" input port and the O port to a DCM, BUFG or logic in which this input is to source. Some synthesis tools infer the BUFG automatically if necessary, when connecting an IBUFG to the clock resources of the FPGA. Specify the desired generic/defparam values in order to configure the proper behavior of the buffer.

Available Attributes

Attribute	Type	Allowed Values	Default	Description
IOSTANDARD	String	See Note Below	"DEFAULT"	Sets the progra
IFD_DELAY_VALUE	Binary	AUTO, 0 thru 6	AUTO	Specifies the an within the IOB
DIFF_TERM	Boolean	TRUE or FALSE	FALSE	Enables the bui

Note Consult the device user guide or databook for the allowed values and the default value.

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template


```
// IBUFGDS: Differential Global Clock Buffer (sourced by an external pin)
// Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1

IBUFGDS #(
.DIFF_TERM("FALSE"), // Differential Termination (Virtex-4/5, Spartan-3E/3A)
.IOSTANDARD("DEFAULT") // Specifies the I/O standard for this buffer
) IBUFGDS_inst (
.O(0), // Clock buffer output
.I(I), // Diff_p clock buffer input
.IB(IB) // Diff_n clock buffer input
);
// End of IBUFGDS_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

IDDR2

Primitive: Double Data Rate Input D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset



Introduction

This design element is an input double data rate (DDR) register useful in capturing double data rate signals entering the FPGA. The IDDR2 requires two clocks to be connected to the component, C0 and C1, so that data is captured at the positive edge of both C0 and C1 clocks. The IDDR2 features an active high clock enable port, CE, which be used to suspend the operation of the registers, and both set and reset ports that be configured to be synchronous or asynchronous to the respective clocks. The IDDR2 has an optional alignment feature that allows both output data ports to the component to be aligned to a single clock.

Logic Table

Input	Input				Output		
S	R	CE	D	C0	C1	Q0	Q1
1	x	x	x	x	x	INIT_Q0	INIT_Q1
0	1	x	x	x	x	not INIT_Q0	not INIT_Q1
0	0	0	х	х	х	No Change	No Change
0	0	1	D	Rising	х	D	No Change
0	0	1	D	х	Rising	No Change	D
Set/Reset can be synchronous via SRTYPE value							

Design Entry Method

Instantiation	Recommended
Inference	No
Coregen and wizards	No
Macro support	No

To change the default behavior of the IDDR2, modify attributes via the generic map (VHDL) or named parameter value assignment (Verilog) as a part of the instantiated component. The IDDR2 can be connected directly to a top-level input port in the design, where an appropriate input buffer can be inferred, or directly to an instantiated IBUF, IOBUF, IBUFDS or IOBUFDS. All inputs and outputs of this component should either be connected or properly tied off.

Available Attributes

Attribute	Type	Allowed Values	Default	Description
DDR_ALIGNMENT	String	NONE, "C0" or "C1"	NONE"	Sets the output alignment more for the DI makes the data available on the Q0 and Q1 corres-ponding C0 or C1 positive clock edg both Q0 and Q1 align to the positive edge the data on both Q0 and Q1 align to the po
INIT_Q0	Integer	0 or 1	0	Sets initial state of the Q0 output to 0 or 1.
INIT_Q1	Integer	0 or 1	0	Sets initial state of the Q1 output to 0 or 1.
SRTYPE	String	"SYNC" or "ASYNC"	"SYNC"	Specifies SYNC" or "ASYNC" set/reset.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- IDDR2: Input Double Data Rate Input Register with Set, Reset
         and Clock Enable. Spartan-3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
IDDR2_inst : IDDR2
generic map(
DDR_ALIGNMENT => "NONE", -- Sets output alignment to "NONE", "C0", "C1"
INIT_Q0 \Rightarrow '0', -- Sets initial state of the Q0 output to '0' or '1' INIT_Q1 \Rightarrow '0', -- Sets initial state of the Q1 output to '0' or '1'
SRTYPE => "SYNC") -- Specifies "SYNC" or "ASYNC" set/reset
port map (
Q0 => Q0, -- 1-bit output captured with C0 clock
Q1 \Rightarrow Q1, -- 1-bit output captured with C1 clock
CO => CO, -- 1-bit clock input
C1 => C1, -- 1-bit clock input
CE => CE, -- 1-bit clock enable input
           -- 1-bit data input
D => D,
R \Rightarrow R,
           -- 1-bit reset input
           -- 1-bit set input
S => S
);
-- End of IDDR2_inst instantiation
```


Verilog Instantiation Template

```
.CO(CO), // 1-bit clock input
.C1(C1), // 1-bit clock input
.CE(CE), // 1-bit clock enable input
.D(D), // 1-bit DDR data input
.R(R), // 1-bit reset input
.S(S) // 1-bit set input
);
// End of IDDR2_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

IOBUF

Primitive: Bi-Directional Buffer



Introduction

The design element is a bidirectional single-ended I/O Buffer used to connect internal logic to an external bidirectional pin.

Logic Table

Inputs		Bidirectional	Outputs
T	Ι	Ю	0
1	X	Z	X
0	1	1	1
0	0	0	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Descriptions
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Selects output drive strength (mA) for the SelectIO buffers that use the LVTTL, LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, or LVCMOS33 interface I/O standard.
IOSTANDARD	String	"DEFAULT"	"DEFAULT"	Use to assign an I/O standard to an I/O primitive.
IBUF_DELAY _VALUE	Binary	0 thru 12	0	Specifies the amount of additional delay to add to the non-registered path out of the IOB
IFD_DELAY _VALUE	Binary	AUTO, 0 thru 6	AUTO	Specifies the amount of additional delay to add to the registered path within the IOB
SLEW	Integer	"SLOW","FAST"	"SLOW"	Sets the output rise and fall time.

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- IOBUF: Single-ended Bi-directional Buffer
         All devices
-- Xilinx HDL Libraries Guide, version 10.1
IOBUF_inst : IOBUF
generic map (
DRIVE => 12,
IBUF_DELAY_VALUE => "0", -- Specify the amount of added input delay
-- for buffer, "0"-"16" (Spartan-3E/3A only)
IFD_DELAY_VALUE => "AUTO", -- Specify the amount of added delay
-- for input register, "AUTO", "0"-"8" (Spartan-3E/3A only)
IOSTANDARD => "DEFAULT",
SLEW => "SLOW")
port map (
           -- Buffer output
0 => 0,
IO => IO,
         -- Buffer inout port (connect directly to top-level port)
I => I,
           -- Buffer input
T => T
           -- 3-state enable input
-- End of IOBUF_inst instantiation
```


Verilog Instantiation Template

```
// IOBUF: Single-ended Bi-directional Buffer
//
         All devices
// Xilinx HDL Libraries Guide, version 10.1
.DRIVE(12), // Specify the output drive strength
.IBUF_DELAY_VALUE("0"), // Specify the amount of added input delay for the buffer, "0"-"16" (Spar
.IFD_DELAY_VALUE("AUTO"), // Specify the amount of added delay for input register, "AUTO", "0"-"8"
.IOSTANDARD("DEFAULT"), // Specify the I/O standard
.SLEW("SLOW") // Specify the output slew rate
) IOBUF_inst (
         // Buffer output
.0(0),
.IO(IO),
          // Buffer inout port (connect directly to top-level port)
.I(I),
         // Buffer input
.T(T)
          // 3-state enable input
// End of IOBUF_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

IOBUFDS

Primitive: 3-State Differential Signaling I/O Buffer with Active Low Output Enable



Introduction

The design element is a bidirectional buffer that supports low-voltage, differential signaling. For the IOBUFDS, a design level interface signal is represented as two distinct ports (IO and IOB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET_P and MYNET_N). Optionally, a programmable differential termination feature is available to help improve signal integrity and reduce external components. Also available is a programmable delay is to assist in the capturing of incoming data to the device.

Logic Table

Inputs		Bidirectional		Outputs
I	Т	IO	IOB	0
Χ	1	Z	Z	No Change
0	0	0	1	0
I	0	1	0	1

Design Entry Method

Instantiation	Recommended	
Inference	No	
Coregen and wizards	No	
Macro support	No	

Available Attributes

Attribute	Type	Allowed Values	Default	Descriptions
IFD_DELAY_VALU	U E tring	"AUTO" or 0 to 6	"AUTO"	Specifies the amount of additional delay to add to the registered path within the IOB.
IOSTANDARD	String	"DEFAULT"	"DEFAULT"	Use to assign an I/O standard to an I/O primitive.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

use UNISIM.vcomponents.all;

```
-- IOBUFDS: Differential Bi-directional Buffer
             Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
IOBUFDS_inst : IOBUFDS
generic map (
IBUF_DELAY_VALUE => "0", -- Specify the amount of added input delay
-- for buffer, "0"-"16" (Spartan-3E/3A only)
IFD_DELAY_VALUE => "AUTO", -- Specify the amount of added delay
-- for input register, "AUTO", "0"-"8" (Spartan-3E/3A only)
IOSTANDARD => "DEFAULT")
port map (
0 => 0,
             -- Buffer output
IO => IO,
            -- Diff_p inout (connect directly to top-level port)
IOB \Rightarrow IOB, -- Diff_n inout (connect directly to top-level port)
I => I, -- Buffer input
T => T
             -- 3-state enable input
);
-- End of IOBUFDS_inst instantiation
```

Verilog Instantiation Template

```
// IOBUFDS: Differential Bi-directional Buffer
           Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1
IOBUFDS #(
                        // Specify the amount of added input delay for the buffer, "0"-"16" (Spar
.IBUF_DELAY_VALUE("0"),
.IFD_DELAY_VALUE("AUTO"), // Specify the amount of added delay for input register, "AUTO", "0"-"8"
.IOSTANDARD("DEFAULT")
                         // Specify the I/O standard
) IOBUFDS_inst (
          // Buffer output
.0(0),
          // Diff_p inout (connect directly to top-level port)
.IO(IO),
.IOB(IOB), // Diff_n inout (connect directly to top-level port)
.I(I), // Buffer input
.T(T)
          // 3-state enable input
);
// End of IOBUFDS_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

KEEPER

Primitive: KEEPER Symbol



Introduction

The design element is a weak keeper element that retains the value of the net connected to its bidirectional O pin. For example, if a logic 1 is being driven onto the net, KEEPER drives a weak/resistive 1 onto the net. If the net driver is then 3-stated, KEEPER continues to drive a weak/resistive 1 onto the net.

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template


Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

LDCPE

Primitive: Transparent Data Latch with Asynchronous Clear and Preset and Gate Enable



Introduction

This design element is a transparent data latch with data (D), asynchronous clear (CLR), asynchronous preset (PRE), and gate enable (GE). When (CLR) is High, it overrides the other inputs and resets the data (Q) output Low. When (PRE) is High and (CLR) is Low, it presets the data (Q) output High. Q reflects the data (D) input while the gate (G) input and gate enable (GE) are High and (CLR) and PRE are Low. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the Q output remains unchanged as long as (G) or (GE) remains Low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs					Outputs		
CLR	PRE	GE	G	D	Q		
1	X	X	X	X	0		
0	1	X	X	X	1		
0	0	0	X	X	No Change		
0	0	1	1	0	0		
0	0	1	1	1	1		
0	0	1	0	X	No Change		
0	0	1		D	D		

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Integer	0 or 1	0	Sets the initial value of Q output after configuration

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- LDCPE: Transparent latch with Asynchronous Reset, Preset and
          Gate Enable.
          All families.
-- Xilinx HDL Libraries Guide, version 10.1
LDCPE_inst : LDCPE
generic map (
INIT => '0') -- Initial value of latch ('0' or '1')
port map (
Q => Q,
             -- Data output
CLR => CLR, -- Asynchronous clear/reset input
D => D,
             -- Data input
G => G,
            -- Gate input
GE => GE,
            -- Gate enable input
PRE => PRE -- Asynchronous preset/set input
);
-- End of LDCPE_inst instantiation
```


Verilog Instantiation Template

```
// LDCPE: Transparent latch with Asynchronous Reset, Preset and
          Gate Enable.
//
//
          All families.
// Xilinx HDL Libraries Guide, version 10.1
LDCPE #(
.INIT(1'b0) // Initial value of latch (1'b0 or 1'b1)
) LDCPE_inst (
           // Data output
.Q(Q),
           // Asynchronous clear/reset input
.CLR(CLR),
           // Data input
.D(D),
           // Gate input
.G(G),
           // Gate enable input
.GE(GE),
.PRE(PRE)
          // Asynchronous preset/set input
);
// End of LDCPE_inst instantiation
```

- See the Spartan-3E User Guide.
- See the *Spartan-3E Data Sheets*.

LUT1

Primitive: 1-Bit Look-Up-Table with General Output



Introduction

This design element is a 1-bit look-up-tables (LUT) with general output (O).

An INIT attribute with an appropriate number of hexadecimal digits for the number of inputs must be attached to the LUT to specify its function. This element provides a look-up-table version of a buffer or inverter. These elements are the basic building blocks. Two LUTs are available in each CLB slice; four LUTs are available in each CLB. Multiple variants of LUTs accommodate additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs				Outputs		
I2	I1	I0	0	LO		
0	0	0	INIT[0]	INIT[0]		
0	0	1	INIT[1]	INIT[1]		
0	1	0	INIT[2]	INIT[2]		
0	1	1	INIT[3]	INIT[3]		
1	0	0	INIT[4]	INIT[4]		
1	0	1	INIT[5]	INIT[5]		
1	1	0	INIT[6]	INIT[6]		
1	1	1	INIT[7]	INIT[7]		

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 2-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// LUT1: 1-input Look-Up Table with general output
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1


LUT1 #(
.INIT(2'b00) // Specify LUT Contents
) LUT1_inst (
.O(O), // LUT general output
.IO(IO) // LUT input
);

// End of LUT1_inst instantiation
```

- See the Spartan-3E User Guide.
- See the *Spartan-3E Data Sheets*.

LUT1 D

Primitive: 1-Bit Look-Up-Table with Dual Output



Introduction

This design element is a 1-bit look-up-table (LUT) with two functionally identical outputs, O and LO. *LUTD_1* provides a look-up-table version of a buffer or inverter.

The O output is a general interconnect. The LO output is used to connect to another output within the same CLB slice and to the fast connect buffer. A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs		Outputs	Outputs	
I2	I1	10	0	LO
0	0	0	INIT[0]	INIT[0]
0	0	1	INIT[1]	INIT[1]
0	1	0	INIT[2]	INIT[2]
0	1	1	INIT[3]	INIT[3]
1	0	0	INIT[4]	INIT[4]
1	0	1	INIT[5]	INIT[5]
1	1	0	INIT[6]	INIT[6]
1	1	1	INIT[7]	INIT[7]
INIT leies		. 1	on assigned to the INIT attri	leaste

INIT = binary equivalent of the hexadecimal number assigned to the INIT attribute.

Design Entry Method

Instantiation	Yes
Inference	Recommended

Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 2-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- LUT1_D: 1-input Look-Up Table with general and local outputs
-- Xilinx HDL Libraries Guide, version 10.1

LUT1_D_inst : LUT1_D
generic map (
INIT => "00")
port map (
LO => LO, -- LUT local output
O => O, -- LUT general output
10 => IO -- LUT input
);
-- End of LUT1_D_inst instantiation
```

Verilog Instantiation Template

```
// LUT1_D: 1-input Look-Up Table with general and local outputs
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1


LUT1_D #(
.INIT(2'b00) // Specify LUT Contents
) LUT1_D_inst (
.LO(LO), // LUT local output
.O(O), // LUT general output
.IO(IO) // LUT input
);

// End of LUT1_D_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

LUT1 L

Primitive: 1-Bit Look-Up-Table with Local Output



Introduction

This design element is a 1- bit look-up-tables (LUTs) with a local output (LO) that is used to connect to another output within the same CLB slice and to the fast connect buffer. It provides a look-up-table version of a buffer or inverter.

A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs				Outputs	
I2	I1	I0	0	LO	
0	0	0	INIT[0]	INIT[0]	
0	0	1	INIT[1]	INIT[1]	
0	1	0	INIT[2]	INIT[2]	
0	1	1	INIT[3]	INIT[3]	
1	0	0	INIT[4]	INIT[4]	
1	0	1	INIT[5]	INIT[5]	
1	1	0	INIT[6]	INIT[6]	
1	1	1	INIT[7]	INIT[7]	
INIT laineann			esigned to the INIT attri	1	

INIT = binary equivalent of the hexadecimal number assigned to the INIT attribute.

Design Entry Method

Instantiation	Yes
Inference	Recommended

Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 2-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- LUT1_L: 1-input Look-Up Table with local output
-- Xilinx HDL Libraries Guide, version 10.1

LUT1_L_inst : LUT1_L
generic map (
INIT => "00")
port map (
LO => LO, -- LUT local output
I0 => I0 -- LUT input
);
-- End of LUT1 L inst instantiation
```

Verilog Instantiation Template

```
// LUT1_L: 1-input Look-Up Table with local output
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1

LUT1_L #(
.INIT(2'b00) // Specify LUT Contents
) LUT1_L_inst (
.LO(LO), // LUT local output
.IO(10) // LUT input
);

// End of LUT1_L_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

LUT2

Primitive: 2-Bit Look-Up-Table with General Output



Introduction

This design element is a 2-bit look-up-table (LUT) with general output (O).

An INIT attribute with an appropriate number of hexadecimal digits for the number of inputs must be attached to the LUT to specify its function. This element provides a look-up-table version of a buffer or inverter. These elements are the basic building blocks. Two LUTs are available in each CLB slice; four LUTs are available in each CLB. Multiple variants of LUTs accommodate additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs				Outputs		
I2	I1	I0	О	LO		
0	0	0	INIT[0]	INIT[0]		
0	0	1	INIT[1]	INIT[1]		
0	1	0	INIT[2]	INIT[2]		
0	1	1	INIT[3]	INIT[3]		
1	0	0	INIT[4]	INIT[4]		
1	0	1	INIT[5]	INIT[5]		
1	1	0	INIT[6]	INIT[6]		
1	1	1	INIT[7]	INIT[7]		
INIT – hinary o	guivalent of the hov	adagimal numbar a	esigned to the INIT attri	huta		

INIT = binary equivalent of the hexadecimal number assigned to the INIT attribute.

Design Entry Method

Instantiation	Yes
Inference	Recommended

Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 4-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// LUT2: 2-input Look-Up Table with general output
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1


LUT2 #(
.INIT(4'h0) // Specify LUT Contents
) LUT2_inst (
.O(O), // LUT general output
.IO(IO), // LUT input
.I1(II) // LUT input
);

// End of LUT2_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

LUT2 D

Primitive: 2-Bit Look-Up-Table with Dual Output



Introduction

This design element is a 2-bit look-up-tables (LUTs) with two functionally identical outputs, O and LO.

The O output is a general interconnect. The LO output is used to connect to another output within the same CLB slice and to the fast connect buffer. A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs			Outputs	
I2	I1	10	0	LO
0	0	0	INIT[0]	INIT[0]
0	0	1	INIT[1]	INIT[1]
0	1	0	INIT[2]	INIT[2]
0	1	1	INIT[3]	INIT[3]
1	0	0	INIT[4]	INIT[4]
1	0	1	INIT[5]	INIT[5]
1	1	0	INIT[6]	INIT[6]
1	1	1	INIT[7]	INIT[7]
INIT = bin	ary equivalent of the	hexadecimal numbe	er assigned to the INIT attri	ibute

Design Entry Method

Instantiation	Yes
Inference	Recommended

Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 4-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- LUT2_D: 2-input Look-Up Table with general and local outputs
-- Xilinx HDL Libraries Guide, version 10.1

LUT2_D_inst : LUT2_D
generic map (
INIT => X"0")
port map (
LO => LO, -- LUT local output
O => 0, -- LUT general output
I0 => I0, -- LUT input
I1 => I1 -- LUT input
);
-- End of LUT2_D_inst instantiation
```

Verilog Instantiation Template

```
// LUT2_D: 2-input Look-Up Table with general and local outputs
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1


LUT2_D #(
.INIT(4'h0) // Specify LUT Contents
) LUT2_D_inst (
.LO(LO), // LUT local output
.O(O), // LUT general output
.IO(IO), // LUT input
.II(II) // LUT input
);

// End of LUT2_L_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

LUT2 L

Primitive: 2-Bit Look-Up-Table with Local Output



Introduction

This design element is a 2- bit look-up-tables (LUTs) with a local output (LO) that is used to connect to another output within the same CLB slice and to the fast connect buffer. It provides a look-up-table version of a buffer or inverter.

A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs				Outputs		
I2	I1	10	0	LO		
0	0	0	INIT[0]	INIT[0]		
0	0	1	INIT[1]	INIT[1]		
0	1	0	INIT[2]	INIT[2]		
0	1	1	INIT[3]	INIT[3]		
1	0	0	INIT[4]	INIT[4]		
1	0	1	INIT[5]	INIT[5]		
1	1	0	INIT[6]	INIT[6]		
1	1	1	INIT[7]	INIT[7]		
INIT - hiparry aguivalent of the havedocimal number assigned to the INIT attribute						

INIT = binary equivalent of the hexadecimal number assigned to the INIT attribute.

Design Entry Method

Instantiation	Yes
Inference	Recommended

Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 4-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- LUT2_L: 2-input Look-Up Table with local output
-- Xilinx HDL Libraries Guide, version 10.1

LUT2_L_inst : LUT2_L
generic map (
INIT => X"0")
port map (
LO => LO, -- LUT local output
I0 => I0, -- LUT input
I1 => I1 -- LUT input
);
-- End of LUT2_L_inst instantiation
```

Verilog Instantiation Template

```
// LUT2_L: 2-input Look-Up Table with local output
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1


LUT2_L #(
.INIT(4'h0) // Specify LUT Contents
) LUT2_L_inst (
.LO(LO), // LUT local output
.IO(10), // LUT input
.II(II) // LUT input
);

// End of LUT2_L_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

LUT3

Primitive: 3-Bit Look-Up-Table with General Output



Introduction

This design element is a 3-bit look-up-table (LUT) with general output (O). A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

An INIT attribute with an appropriate number of hexadecimal digits for the number of inputs must be attached to the LUT to specify its function. This element provides a look-up-table version of a buffer or inverter. These elements are the basic building blocks. Two LUTs are available in each CLB slice; four LUTs are available in each CLB. Multiple variants of LUTs accommodate additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

Logic Table

Inputs				Outputs	
I2	I1	10	0	LO	
0	0	0	INIT[0]	INIT[0]	
0	0	1	INIT[1]	INIT[1]	
0	1	0	INIT[2]	INIT[2]	
0	1	1	INIT[3]	INIT[3]	
1	0	0	INIT[4]	INIT[4]	
1	0	1	INIT[5]	INIT[5]	
1	1	0	INIT[6]	INIT[6]	
1	1	1	INIT[7]	INIT[7]	

INIT = binary equivalent of the hexadecimal number assigned to the INIT attribute.

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 8-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// LUT3: 3-input Look-Up Table with general output
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1


LUT3 #(
.INIT(8'h00) // Specify LUT Contents
) LUT3_inst (
.0(0), // LUT general output
.I0(I0), // LUT input
.I1(I1), // LUT input
.I2(I2) // LUT input
);

// End of LUT3_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

LUT3 D

Primitive: 3-Bit Look-Up-Table with Dual Output



Introduction

This design element is a 3-bit look-up-tables (LUTs) with two functionally identical outputs, O and LO.

The O output is a general interconnect. The LO output is used to connect to another output within the same CLB slice and to the fast connect buffer. A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs			Outputs	
I2	I1	10	0	LO
0	0	0	INIT[0]	INIT[0]
0	0	1	INIT[1]	INIT[1]
0	1	0	INIT[2]	INIT[2]
0	1	1	INIT[3]	INIT[3]
1	0	0	INIT[4]	INIT[4]
1	0	1	INIT[5]	INIT[5]
1	1	0	INIT[6]	INIT[6]
1	1	1	INIT[7]	INIT[7]
INIT = bin	ary equivalent of the	hexadecimal numbe	er assigned to the INIT attri	bute.

Design Entry Method

Instantiation	Yes
Inference	Recommended

Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 8-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- LUT3_D: 3-input Look-Up Table with general and local outputs
-- Xilinx HDL Libraries Guide, version 10.1

LUT3_D_inst : LUT3_D
generic map (
INIT => X"00")
port map (
LO => LO, -- LUT local output
O => O, -- LUT general output
I0 => IO, -- LUT input
I1 => I1, -- LUT input
I2 => I2 -- LUT input
);
-- End of LUT3 D inst instantiation
```

Verilog Instantiation Template

```
// LUT3_D: 3-input Look-Up Table with general and local outputs
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1


LUT3_D #(
.INIT(8'h00) // Specify LUT Contents
) LUT3_D_inst (
.LO(LO), // LUT local output
.O(O), // LUT general output
.IO(IO), // LUT input
.I1(II), // LUT input
.I2(I2) // LUT input
);

// End of LUT3_D_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the Spartan-3E Data Sheets.

LUT3 L

Primitive: 3-Bit Look-Up-Table with Local Output



Introduction

This design element is a 3- bit look-up-tables (LUTs) with a local output (LO) that is used to connect to another output within the same CLB slice and to the fast connect buffer. It provides a look-up-table version of a buffer or inverter.

A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs				Outputs	
I2	I1	10	0	LO	
0	0	0	INIT[0]	INIT[0]	
0	0	1	INIT[1]	INIT[1]	
0	1	0	INIT[2]	INIT[2]	
0	1	1	INIT[3]	INIT[3]	
1	0	0	INIT[4]	INIT[4]	
1	0	1	INIT[5]	INIT[5]	
1	1	0	INIT[6]	INIT[6]	
1	1	1	INIT[7]	INIT[7]	
INIT laire a sure		م سم والمستنبية المنصنية ما المنصنية	esigned to the INIT attri	1	

INIT = binary equivalent of the hexadecimal number assigned to the INIT attribute.

Design Entry Method

Instantiation	Yes
Inference	Recommended

Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 8-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// LUT3_L: 3-input Look-Up Table with local output
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1


LUT3_L #(
.INIT(8'h00) // Specify LUT Contents
) LUT3_L_inst (
.LO(LO), // LUT local output
.10(10), // LUT input
.11(11), // LUT input
.12(12) // LUT input
);

// End of LUT3_L_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

LUT4

Primitive: 4-Bit Look-Up-Table with General Output



Introduction

This design element is a 4-bit look-up-tables (LUT) with general output (O).

An INIT attribute with an appropriate number of hexadecimal digits for the number of inputs must be attached to the LUT to specify its function. This element provides a look-up-table version of a buffer or inverter. These elements are the basic building blocks. Two LUTs are available in each CLB slice; four LUTs are available in each CLB. Multiple variants of LUTs accommodate additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs			Outputs	
I2	I1	10	0	LO
0	0	0	INIT[0]	INIT[0]
0	0	1	INIT[1]	INIT[1]
0	1	0	INIT[2]	INIT[2]
0	1	1	INIT[3]	INIT[3]
1	0	0	INIT[4]	INIT[4]
1	0	1	INIT[5]	INIT[5]
1	1	0	INIT[6]	INIT[6]
1	1	1	INIT[7]	INIT[7]
INIT = binary equivalent of the hexadecimal number assigned to the INIT attribute.				

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// LUT4: 4-input Look-Up Table with general output
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1


LUT4 #(
.INIT(16'h0000) // Specify LUT Contents
) LUT4_inst (
.0(0), // LUT general output
.I0(I0), // LUT input
.I1(I1), // LUT input
.I2(I2), // LUT input
.I3(I3) // LUT input
);

// End of LUT4_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

LUT4_D

Primitive: 4-Bit Look-Up-Table with Dual Output



Introduction

This design element is a 4-bit look-up-tables (LUTs) with two functionally identical outputs, O and LO

The O output is a general interconnect. The LO output is used to connect to another output within the same CLB slice and to the fast connect buffer. A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs			Outputs	Outputs	
I2	I1	10	0	LO	
0	0	0	INIT[0]	INIT[0]	
0	0	1	INIT[1]	INIT[1]	
0	1	0	INIT[2]	INIT[2]	
0	1	1	INIT[3]	INIT[3]	
1	0	0	INIT[4]	INIT[4]	
1	0	1	INIT[5]	INIT[5]	
1	1	0	INIT[6]	INIT[6]	
1	1	1	INIT[7]	INIT[7]	
INIT = bin	ary equivalent of the	hexadecimal numb	er assigned to the INIT attri	bute.	

Design Entry Method

Instantiation	Yes
Inference	Recommended

Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- LUT4_D: 4-input Look-Up Table with general and local outputs
-- Xilinx HDL Libraries Guide, version 10.1

LUT4_D_inst : LUT4_D
generic map (
INIT => X"0000")
port map (
LO => LO, -- LUT local output
O => O, -- LUT general output
I0 => IO, -- LUT input
I1 => I1, -- LUT input
I2 => I2, -- LUT input
I3 => I3 -- LUT input
);
-- End of LUT4_D_inst instantiation
```

Verilog Instantiation Template

```
// LUT4_D: 4-input Look-Up Table with general and local outputs
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1

LUT4_D #(
.INIT(16'h0000) // Specify LUT Contents
) LUT4_D_inst (
.LO(LO), // LUT local output
.O(O), // LUT general output
.IO(10), // LUT input
.I1(I1), // LUT input
.I2(I2), // LUT input
.I3(I3) // LUT input
);

// End of LUT4_D_inst instantiation
```

- See the Spartan-3E User Guide.
- See the *Spartan-3E Data Sheets*.

LUT4 L

Primitive: 4-Bit Look-Up-Table with Local Output



Introduction

This design element is a 4- bit look-up-tables (LUTs) with a local output (LO) that is used to connect to another output within the same CLB slice and to the fast connect buffer. It provides a look-up-table version of a buffer or inverter.

A mandatory INIT attribute, with an appropriate number of hexadecimal digits for the number of inputs, must be attached to the LUT to specify its function.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Truth Table Method -A common method to determine the desired INIT value for a LUT is using a truth table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method however does require the code to first specify the appropriate parameters.

Logic Table

Inputs		Outputs		
I2	I1	10	0	LO
0	0	0	INIT[0]	INIT[0]
0	0	1	INIT[1]	INIT[1]
0	1	0	INIT[2]	INIT[2]
0	1	1	INIT[3]	INIT[3]
1	0	0	INIT[4]	INIT[4]
1	0	1	INIT[5]	INIT[5]
1	1	0	INIT[6]	INIT[6]
1	1	1	INIT[7]	INIT[7]

Design Entry Method

Instantiation	Yes
Inference	Recommended

INIT = binary equivalent of the hexadecimal number assigned to the INIT attribute.

Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Initializes look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;

-- LUT4_L: 4-input Look-Up Table with local output
-- Xilinx HDL Libraries Guide, version 10.1

LUT4_L_inst : LUT4_L
generic map (
INIT => X"0000")
port map (
LO => LO, -- LUT local output
I0 => I0, -- LUT input
I1 => I1, -- LUT input
I2 => I2, -- LUT input
I3 => I3 -- LUT input
);

-- End of LUT4 L inst instantiation
```

Verilog Instantiation Template

```
// LUT4_L: 4-input Look-Up Table with local output
// For use with all FPGAs.
// Xilinx HDL Libraries Guide, version 10.1

LUT4_L #(
.INIT(16'h0000) // Specify LUT Contents
) LUT4_L_inst (
.LO(LO), // LUT local output
.IO(IO), // LUT input
.I1(II), // LUT input
.I2(I2), // LUT input
.I3(I3) // LUT input
);

// End of LUT4_L_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the Spartan-3E Data Sheets.

MULT AND

Primitive: Fast Multiplier AND

```
MULT_AND
```

Introduction

The design element is an AND component located within the slice where the two inputs are shared with the 4-input LUT and the output drives into the carry logic. This added logic is especially useful for building fast and smaller multipliers however be used for other purposes as well. The I1 and I0 inputs must be connected to the I1 and I0 inputs of the associated LUT. The LO output must be connected to the DI input of the associated MUXCY, MUXCY D, or MUXCY L.

Logic Table

Inputs		Outputs
I1	IO	LO
0	0	0
0	1	0
1	0	0
1	1	1

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// MULT_AND: 2-input AND gate connected to Carry chain
// For use with all FPGAs except Virtex-5
// Xilinx HDL Libraries Guide, version 10.1


MULT_AND MULT_AND_inst (
.LO(LO), // MULT_AND output (connect to MUXCY DI)
.IO(IO), // MULT_AND data[0] input
.II(II) // MULT_AND data[1] input
);

// End of MULT_AND_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MULT18X18

Primitive: 18 x 18 Signed Multiplier



Introduction

MULT18X18 is a combinational signed 18-bit by 18-bit multiplier. The value represented in the 18-bit input A is multiplied by the value represented in the 18-bit input B. Output P is the 36-bit product of A and B.

Port Descriptions

Inputs		Output
A	В	P
A	В	AxB

A, B, and P are two's complement.

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// MULT18X18: 18 x 18 signed asynchronous multiplier
// Virtex-II/II-Pro, Spartan-3
// Xilinx HDL Libraries Guide, version 10.1
```


```
MULT18X18 MULT18X18_inst (
.P(P), // 36-bit multiplier output
.A(A), // 18-bit multiplier input
.B(B) // 18-bit multiplier input
);

// End of MULT18X18_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MULT18X18S

Primitive: 18 x 18 Signed Multiplier - Registered Version



Introduction

MULT18X18S is the registered version of the 18 x 18 signed multiplier with output P and inputs A, B, C, CE, and R. The registers are initialized to 0 after the GSR pulse.

The value represented in the 18-bit input A is multiplied by the value represented in the 18-bit input B. Output P is the 36-bit product of A and B.

Port Descriptions

Inputs				Output	
С	CE	Am	Bn	R	P
	X	X	X	1	0
	1	Am	Bn	0	A x B
Х	0	Χ	Χ	0	No Change

A, B, and P are two's complement.

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template


Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MULT18X18SIO

Primitive: 18×18 Cascadable Signed Multiplier with Optional Input and Output Registers, Clock Enable, and Synchronous Reset



Introduction

This design element is a 36-bit output, 18x18-bit input dedicated signed multiplier. This component can perform asynchronous multiplication operations when the attributes AREG, BREG and PREG are all set to 0. Alternatively, synchronous multiplication operations of different latency and performance characteristics can be performed when any combination of those attributes is set to 1. When using the multiplier in synchronous operation, the MULT18X18SIO features active high clock enables for each set of register banks in the multiplier, CEA, CEB and CEP, as well as synchronous resets, RSTA, RSTB, and RSTP. Multiple MULT18X18SIOs can be cascaded to create larger multiplication functions using the BCIN and BCOUT ports in combination with the B_INPUT attribute.

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Descriptions
AREG	Integer	0 or 1	1	Specifies the use of the input registers on the A port. A zero disables the use of the register; a one enables the register.
BREG	Integer	0 or 1	1	Specifies the use of the input registers on the B port. A zero disables the use of the register; a one enables the register.

Attribute	Туре	Allowed Values	Default	Descriptions
B_INPUT	String	"DIRECT" or "CASCADE"	"DIRECT"	Specifies whether the B port is connected to the general FPGA fabric, "DIRECT" or is connected to the BCOUT port of another MULT18X18SIO.
PREG	Integer	0 or 1	1	Specifies the use of the output registers of the multiplier. A zero disables the use of the register; a one enables the register.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- MULT18X18SIO: 18 x 18 cascadable, signed synchronous/asynchronous multiplier
                 Spartan-3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
MULT18X18SIO_inst : MULT18X18SIO
generic map (
AREG => 1, -- Enable the input registers on the A port (1=on, 0=off)
BREG => 1, -- Enable the input registers on the B port (1=on, 0=off)
B_INPUT => "DIRECT", -- B cascade input "DIRECT" or "CASCADE"
PREG => 1) -- Enable the input registers on the P port (1=on, 0=off)
port map (
BCOUT => BCOUT, -- 18-bit cascade output
P => P, -- 36-bit multiplier output
A => A
          -- 18-bit multiplier input
         -- 18-bit multiplier input
B \Rightarrow B,
BCIN => BCIN, -- 18-bit cascade input
CEA => CEA, -- Clock enable input for the A port
CEB => CEB, -- Clock enable input for the B port
CEP => CEP, -- Clock enable input for the P port
CLK => CLK,
              -- Clock input
RSTA => RSTA, -- Synchronous reset input for the A port
RSTB => RSTB, -- Synchronous reset input for the B port
RSTP => RSTP, -- Synchronous reset input for the P port
);
-- End of MULT18X18SIO_inst instantiation
```

Verilog Instantiation Template

```
// MULT18X18SIO: 18 x 18 cascadable, signed synchronous/asynchronous multiplier
// Spartan-3E/3A
// Xilinx HDL Libraries Guide, version 10.1
MULT18X18SIO #(
```

```
.AREG(1), // Enable the input registers on the A port (1=on, 0=off)
.BREG(1), // Enable the input registers on the B port (1=on, 0=off)
.B_INPUT("DIRECT"), // B cascade input "DIRECT" or "CASCADE"
.PREG(1) // Enable the input registers on the P port (1=on, 0=off)
) MULT18X18SIO_inst (
.BCOUT(BCOUT), // 18-bit cascade output
        // 36-bit multiplier output
.P(P),
        // 18-bit multiplier input
.A(A),
          // 18-bit multiplier input
.B(B),
.BCIN(BCIN), // 18-bit cascade input
.CEA(CEA), // Clock enable input for the A port
.CEB(CEB), \ //\ Clock enable input for the B port
.CEP(CEP), // Clock enable input for the P port
.CLK(CLK), // Clock input
.RSTA(RSTA), // Synchronous reset input for the A port
.RSTB(RSTB), // Synchronous reset input for the B port
.RSTP(RSTP) // Synchronous reset input for the P port
);
// End of MULT18X18SIO_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXCY

Primitive: 2-to-1 Multiplexer for Carry Logic with General Output



Introduction

This design element is used to implement a 4-bit high-speed carry propagate function. One such function can be implemented per slice, for a total of 4 bits per configurable logic block (CLB) for Spartan-3A.

The direct input (DI) of a slice is connected to the (DI) input of the MUXCY. The carry in (CI) input of an LC is connected to the CI input of the MUXCY. The select input (S) of the MUXCY is driven by the output of the Look-Up Table (LUT) and configured as a MUX function. The carry out (O) of the MUXCY reflects the state of the selected input and implements the carry out function of each LC. When Low, S selects DI; when High, S selects CI.

The variants "MUXCY_D" and "MUXCY_L" provide additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

Logic Table

Inputs			Outputs
S	DI	CI	О
0	1	X	1
0	0	X	0
1	X	1	1
1	X	0	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
);
-- End of MUXCY_inst instantiation
```

Verilog Instantiation Template

```
// MUXCY: Carry-Chain MUX with general output
// For use with All FPGAs
// Xilinx HDL Libraries Guide, version 10.1

MUXCY MUXCY_inst (
.0(0), // Carry output signal
.CI(CI), // Carry input signal
.DI(DI), // Data input signal
.S(S) // MUX select, tie to '1' or LUT4 out
);

// End of MUXCY_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXCY_D

Primitive: 2-to-1 Multiplexer for Carry Logic with Dual Output



Introduction

This design element implements a 1-bit, high-speed carry propagate function. One such function can be implemented per logic cell (LC), for a total of 4-bits per configurable logic block (CLB). The direct input (DI) of an LC is connected to the DI input of the MUXCY_D. The carry in (CI) input of an LC is connected to the CI input of the MUXCY_D. The select input (S) of the MUX is driven by the output of the Look-Up Table (LUT) and configured as an XOR function. The carry out (O and LO) of the MUXCY_D reflects the state of the selected input and implements the carry out function of each LC. When Low, S selects DI; when High, S selects CI.

Outputs O and LO are functionally identical. The O output is a general interconnect. See also "MUXCY" and "MUXCY L".

Logic Table

Inputs		Outputs		
S	DI	CI	0	LO
0	1	Χ	1	1
0	0	Χ	0	0
1	Х	1	1	1
1	X	0	0	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- MUXCY_D: Carry-Chain MUX with general and local outputs
-- Xilinx HDL Libraries Guide, version 10.1

MUXCY_D_inst : MUXCY_D
port map (
LO => LO, -- Carry local output signal
0 => 0, -- Carry general output signal
CI => CI, -- Carry input signal
```

Verilog Instantiation Template

```
// MUXCY_D: Carry-Chain MUX with general and local outputs
// For use with All FPGAs
// Xilinx HDL Libraries Guide, version 10.1

MUXCY_D MUXCY_D_inst (
    LO(LO), // Carry local output signal
    .O(O), // Carry general output signal
    .CI(CI), // Carry input signal
    .DI(DI), // Data input signal
    .S(S) // MUX select, tie to '1' or LUT4 out
);

// End of MUXCY_D_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXCY L

Primitive: 2-to-1 Multiplexer for Carry Logic with Local Output



Introduction

This design element implements a 1-bit high-speed carry propagate function. One such function is implemented per logic cell (LC), for a total of 4-bits per configurable logic block (CLB). The direct input (DI) of an LC is connected to the DI input of the MUXCY_L. The carry in (CI) input of an LC is connected to the CI input of the MUXCY_L. The select input (S) of the MUXCY_L is driven by the output of the Look-Up Table (LUT) and configured as an XOR function. The carry out (LO) of the MUXCY_L reflects the state of the selected input and implements the carry out function of each (LC). When Low, (S) selects DI; when High, (S) selects (CI).

See also "MUXCY" and "MUXCY_D."

Logic Table

Inputs		Outputs	
S	DI	CI	LO
0	1	X	1
0	0	Х	0
1	X	1	1
1	Х	0	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- MUXCY_L: Carry-Chain MUX with local output
-- Xilinx HDL Libraries Guide, version 10.1

MUXCY_L_inst : MUXCY_L
port map (
LO => LO, -- Carry local output signal
CI => CI, -- Carry input signal
DI => DI, -- Data input signal
S => S -- MUX select, tie to '1' or LUT4 out
):
```

```
-- End of MUXCY_L_inst instantiation
```

Verilog Instantiation Template

```
// MUXCY_L: Carry-Chain MUX with local output
// For use with All FPGAs
// Xilinx HDL Libraries Guide, version 10.1

MUXCY_L MUXCY_L_inst (
.LO(LO), // Carry local output signal
.CI(CI), // Carry input signal
.DI(DI), // Data input signal
.S(S) // MUX select, tie to '1' or LUT4 out
);

// End of MUXCY_L_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF5

Primitive: 2-to-1 Look-Up Table Multiplexer with General Output



Introduction

This design element provides a multiplexer function in a CLB slice for creating a function-of-5 lookup table or a 4-to-1 multiplexer in combination with the associated lookup tables. The local outputs (LO) from the two lookup tables are connected to the I0 and I1 inputs of the MUXF5. The (S) input is driven from any internal net. When Low, (S) selects I0. When High, (S) selects I1.

The variants, "MUXF5_D" and "MUXF5_L", provide additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

Logic Table

Inputs			Outputs
S	10	I1	0
0	1	X	1
0	0	X	0
1	X	1	1
1	Х	0	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
-- End of MUXF5_inst instantiation
```

Verilog Instantiation Template

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF5 D

Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output



Introduction

This design element provides a multiplexer function in a CLB slice for creating a function-of-5 lookup table or a 4-to-1 multiplexer in combination with the associated lookup tables. The local outputs (LO) from the two lookup tables are connected to the I0 and I1 inputs of the MUXF5. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

Outputs O and LO are functionally identical. The O output is a general interconnect. The LO output connects to other inputs in the same CLB slice. See also "MUXF5" and "MUXF5_L"

Logic Table

Inputs		Outputs		
S	10	I1	0	LO
0	1	Χ	1	1
0	0	Χ	0	0
1	Х	1	1	1
1	Х	0	0	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- MUXF5_D: Slice MUX to tie two LUT4's together with general and local outputs
-- All FPGA Devices except Virtex-5
-- Xilinx HDL Libraries Guide, version 10.1

MUXF5_D_inst : MUXF5_D
port map (
LO => LO, -- Ouptut of MUX to local routing
O => O, -- Output of MUX to general routing
IO => IO, -- Input (tie directly to the output of LUT4)
I1 => I1, -- Input (tie directory to the output of LUT4)
S => S -- Input select to MUX
```

```
-- End of MUXF5_D_inst instantiation
```

Verilog Instantiation Template

```
// MUXF5_D: Slice MUX to tie two LUT4's together with general and local outputs
// For use with All FPGAs except Virtex-5
// Xilinx HDL Libraries Guide, version 10.1

MUXF5_D MUXF5_D_inst (
.LO(LO), // Ouptut of MUX to local routing
.O(O), // Output of MUX to general routing
.IO(IO), // Input (tie directly to the output of LUT4)
.II(II), // Input (tie directoy to the output of LUT4)
.S(S) // Input select to MUX
);

// End of MUXF5_D_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF5 L

Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output



Introduction

This design element provides a multiplexer function in a CLB slice for creating a function-of-5 lookup table or a 4-to-1 multiplexer in combination with the associated lookup tables. The local outputs (LO) from the two lookup tables are connected to the I0 and I1 inputs of the MUXF5. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The LO output connects to other inputs in the same CLB slice.

See also "MUXF5" and "MUXF5_D"

Logic Table

Inputs			Output
S	10	I1	LO
0	1	X	1
0	0	X	0
1	Х	1	1
1	X	0	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- MUXF5_L: Slice MUX to tie two LUT4's together with local output
-- All FPGA Devices except Virtex-5
-- Xilinx HDL Libraries Guide, version 10.1

MUXF5_L_inst : MUXF5_L
port map (
LO => LO, -- Output of MUX to local routing
10 => 10, -- Input (tie directly to the output of LUT4)
11 => 11, -- Input (tie directoy to the output of LUT4)
S => S -- Input select to MUX
```

```
-- End of MUXF5_L_inst instantiation
```

```
// MUXF5_L: Slice MUX to tie two LUT4's together with local output
// For use with All FPGAs except Virtex-5
// Xilinx HDL Libraries Guide, version 10.1

MUXF5_L MUXF5_L_inst (
.LO(LO), // Output of MUX to local routing
.IO(IO), // Input (tie directly to the output of LUT4)
.II(II), // Input (tie directoy to the output of LUT4)
.S(S) // Input select to MUX
);

// End of MUXF5_L_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF6

Primitive: 2-to-1 Look-Up Table Multiplexer with General Output



Introduction

This design element provides a multiplexer function in two slices for creating a function-of-6 lookup table or an 8-to-1 multiplexer in combination with the associated four lookup tables and two MUXF5s. The local outputs (LO) from the two MUXF5s in the CLB are connected to the I0 and I1 inputs of the MUXF6. The S input is driven from any internal net. When Low, (S) selects I0. When High, (S) selects I1.

The variants, "MUXF6_D" and "MUXF6_L", provide additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

Logic Table

Inputs	Inputs		Outputs
S	10	I1	0
0	1	X	1
0	0	X	0
1	Χ	1	1
1	Χ	0	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

```
-- End of MUXF6_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF6 D

Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output



Introduction

This design element provides a multiplexer function in a two slices for creating a function-of-6 lookup table or an 8-to-1 multiplexer in combination with the associated four lookup tables and two MUXF5s. The local outputs (LO) from the two MUXF5s in the CLB are connected to the I0 and I1 inputs of the MUXF6. The (S) input is driven from any internal net. When Low, (S) selects I0. When High, (S) selects I1.

Outputs (O) and (LO) are functionally identical. The (O) output is a general interconnect. The (LO) output connects to other inputs in the same CLB slice.

Logic Table

Inputs		Outputs		
S	10	I1	0	LO
0	1	Х	1	1
0	0	Х	0	0
1	X	1	1	1
1	Х	0	0	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- MUXF6_D: CLB MUX to tie two MUXF5's together with general and local outputs
-- All FPGA Devices except Virtex-5
-- Xilinx HDL Libraries Guide, version 10.1

MUXF6_D_inst : MUXF6_D
port map (
LO => LO, -- Ouptut of MUX to local routing
O => O, -- Output of MUX to general routing
IO => IO, -- Input (tie to MUXF5 LO out)
I1 => I1, -- Input (tie to MUXF5 LO out)
```

-- Input select to MUX

S => S

```
);
-- End of MUXF6_D_inst instantiation
```

```
// MUXF6_D: CLB MUX to tie two MUXF5's together with general and local outputs
// For use with All FPGAs except Virtex-5
// Xilinx HDL Libraries Guide, version 10.1

MUXF6_D MUXF6_D_inst (
.LO(LO), // Ouptut of MUX to local routing
.O(O), // Output of MUX to general routing
.IO(IO), // Input (tie to MUXF5 LO out)
.II(II), // Input (tie to MUXF5 LO out)
.S(S) // Input select to MUX
);

// End of MUXF6_D_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF6 L

Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output



Introduction

This design element provides a multiplexer function in a full, Virtex-5 CLB (two slices) for creating a function-of-6 lookup table or an 8-to-1 multiplexer in combination with the associated four lookup tables and two MUXF5s. The local outputs (LO) from the two MUXF5s in the (CLB) are connected to the I0 and I1 inputs of the MUXF6. The (S) input is driven from any internal net. When Low, (S) selects I0. When High, (S) selects I1.

The LO output connects to other inputs in the same CLB slice.

Logic Table

Inputs			Output
S	10	I1	LO
0	1	X	1
0	0	X	0
1	X	1	1
1	X	0	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

```
use UNISIM.vcomponents.all;
-- MUXF6_L: CLB MUX to tie two MUXF5's together with local output
-- All FPGA Devices except Virtex-5
-- Xilinx HDL Libraries Guide, version 10.1

MUXF6_L_inst : MUXF6_L
port map (
LO => LO, -- Output of MUX to local routing
10 => 10, -- Input (tie to MUXF5 LO out)
11 => 11, -- Input (tie to MUXF5 LO out)
S => S -- Input select to MUX
```

```
-- End of MUXF6_L_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF7

Primitive: 2-to-1 Look-Up Table Multiplexer with General Output



Introduction

This design element provides a multiplexer function in a full Virtex-5 (four slices) for creating a function-of-7 Look-Up Table or a 16-to-1 multiplexer in combination with the associated Look-Up Tables. Local outputs (LO) of MUXF6 are connected to the I0 and I1 inputs of the MUXF7. The (S) input is driven from any internal net. When Low, (S) selects I0. When High, (S) selects I1.

The variants, "MUXF7_D" and "MUXF7_L", provide additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

Logic Table

Inputs			Outputs
S	10	I1	0
0	10	Χ	IO
1	Х	I1	I1
Х	0	0	0
X	1	1	1

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

```
-- End of MUXF7_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF7 D

Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output



Introduction

This design element provides a multiplexer function in a full Virtex-5 CLB (four slices) for creating a function-of-7 Look-Up Table or a 16-to-1 multiplexer in combination with the associated Look-Up Tables. Local outputs (LO) of MUXF6 are connected to the I0 and I1 inputs of the MUXF7. The S input is driven from any internal net. When Low, (S) selects I0. When High, (S) selects I1.

Outputs O and LO are functionally identical. The O output is a general interconnect. The LO output connects to other inputs in the same CLB slice.

Logic Table

Inputs		Outputs		
S	10	I1	0	LO
0	IO	Χ	10	10
1	Х	I1	I1	I1
X	0	0	0	0
X	1	1	1	1

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- MUXF7_D: CLB MUX to tie two MUXF6's together with general and local outputs
-- Virtex-II/II-Pro/4/5 and Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1

MUXF7_D_inst : MUXF7_D
port map (
LO => LO, -- Ouptut of MUX to local routing
O => O, -- Output of MUX to general routing
IO => IO, -- Input (tie to MUXF6 LO out)
I1 => I1, -- Input (tie to MUXF6 LO out)
```

Spartan-3E Libraries Guide for HDL Designs

-- Input select to MUX

S => S

```
-- End of MUXF7_D_inst instantiation
```

```
// MUXF7_D: CLB MUX to tie two LUT6's or MUXF6's together with general and local outputs
// For use with Virtex-II/II-Pro/4/5 and Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1

MUXF7_D MUXF7_D_inst (
.LO(LO), // Ouptut of MUX to local routing
.O(O), // Output of MUX to general routing
.IO(IO), // Input (tie to MUXF6 LO out)
.II(II), // Input (tie to MUXF6 LO out)
.S(S) // Input select to MUX
);

// End of MUXF7_D_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF7 L

Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output



Introduction

This design element provides a multiplexer function in a full Virtex-5 CLB (four slices) for creating a function-of-7 Look-Up Table or a 16-to-1 multiplexer in combination with the associated Look-Up Tables. Local outputs (LO) of MUXF6 are connected to the I0 and I1 inputs of the MUXF7. The S input is driven from any internal net. When Low, (S) selects I0. When High, (S) selects I1.

The LO output connects to other inputs in the same CLB slice.

Logic Table

Inputs			Output
S	10	I1	LO
0	10	X	10
1	X	I1	I1
X	0	0	0
X	1	1	1

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- MUXF7_L: CLB MUX to tie two MUXF6's together with local output
-- Virtex-II/II-Pro/4/5 and Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1

MUXF7_L_inst : MUXF7_L
port map (
LO => LO, -- Output of MUX to local routing
I0 => I0, -- Input (tie to MUXF6 LO out)
I1 => I1, -- Input (tie to MUXF6 LO out)
S => S -- Input select to MUX
);
```

Spartan-3E Libraries Guide for HDL Designs

-- End of MUXF7_L_inst instantiation

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF8

Primitive: 2-to-1 Look-Up Table Multiplexer with General Output



Introduction

This design element provides a multiplexer function in eight slices for creating a function-of-8 Look-Up Table or a 32-to-1 multiplexer in combination with the associated Look-Up Tables, MUXF5s, MUXF6s, and MUXF7s. Local outputs (LO) of MUXF7 are connected to the I0 and I1 inputs of the MUXF8. The S input is driven from any internal net. When Low, (S) selects I0. When High, (S) selects I1.

Logic Table

Inputs		Outputs	
S	10	I1	0
0	10	X	I0
1	X	I1	I1
X	0	0	0
Х	1	1	1

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF8 D

Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output



Introduction

This design element provides a multiplexer function in eight slices for creating a function-of-8 Look-Up Table or a 32-to-1 multiplexer in combination with the associated four Look-Up Tables and two MUXF8s. Local outputs (LO) of MUXF7 are connected to the I0 and I1 inputs of the MUXF8. The S input is driven from any internal net. When Low, (S) selects I0. When High, (S) selects I1.

Outputs O and LO are functionally identical. The O output is a general interconnect. The LO output connects to other inputs in the same CLB slice.

Logic Table

Inputs			Outputs	
S	I0	I1	0	LO
0	IO	X	10	10
1	Х	I1	I1	I1
X	0	0	0	0
Х	1	1	1	1

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- MUXF8_D: CLB MUX to tie two MUXF7's together with general and local outputs
-- Virtex-II/II-Pro/4/5 and Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1

MUXF8_D_inst : MUXF8_D
port map (
LO => LO, -- Ouptut of MUX to local routing
O => O, -- Output of MUX to general routing
IO => IO, -- Input (tie to MUXF7 LO out)
```

Spartan-3E Libraries Guide for HDL Designs

S => S

);

I1 => I1, -- Input (tie to MUXF7 LO out)

-- Input select to MUX

```
-- End of MUXF8_D_inst instantiation
```

```
// MUXF8_D: CLB MUX to tie two MUXF7's together with general and local outputs
// For use with Virtex-II/II-Pro/4/5 and Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1

MUXF8_D MUXF8_D_inst (
.LO(LO), // Ouptut of MUX to local routing
.O(O), // Output of MUX to general routing
.IO(IO), // Input (tie to MUXF7 LO out)
.II(II), // Input (tie to MUXF7 LO out)
.S(S) // Input select to MUX
);

// End of MUXF8_D_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

MUXF8 L

Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output



Introduction

This design element provides a multiplexer function in eight slices for creating a function-of-8 Look-Up Table or a 32-to-1 multiplexer in combination with the associated four Look-Up Tables and two MUXF8s. Local outputs (LO) of MUXF7 are connected to the I0 and I1 inputs of the MUXF8. The S input is driven from any internal net. When Low, (S) selects I0. When High, (S) selects I1.

The LO output connects to other inputs in the same CLB slice.

Logic Table

Inputs			Output
S	10	I1	LO
0	I0	X	I0
1	X	I1	I1
X	0	0	0
Χ	1	1	1

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

```
use UNISIM.vcomponents.all;

-- MUXF8_L: CLB MUX to tie two MUXF7's together with local output
-- Virtex-II/II-Pro/4/5 and Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1

MUXF8_L_inst : MUXF8_L
port map (
LO => LO, -- Output of MUX to local routing
I0 => I0, -- Input (tie to MUXF7 LO out)
I1 => I1, -- Input (tie to MUXF7 LO out)
S => S -- Input select to MUX
```

```
-- End of MUXF8_L_inst instantiation
```

```
// MUXF8_L: CLB MUX to tie two MUXF7's together with local output
// For use with Virtex-II/II-Pro/4/5 and Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1

MUXF8_L MUXF8_L_inst (
.LO(LO), // Output of MUX to local routing
.IO(IO), // Input (tie to MUXF7 LO out)
.II(II), // Input (tie to MUXF7 LO out)
.S(S) // Input select to MUX
);

// End of MUXF8_L_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

OBUF

Primitive: Output Buffer



Introduction

This design element is a simple output buffer used to drive output signals to the FPGA device pins that do not need to be 3-stated (constantly driven). Either an OBUF, OBUFT, OBUFDS, or OBUFTDS must be connected to every output port in the design.

This element isolates the internal circuit and provides drive current for signals leaving a chip. It exists in input/output blocks (IOB). Its output (O) is connected to an OPAD or an IOPAD. The interface standard used by this element is LVTTL. Also, this element has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

Port Descriptions

Signal Name	Direction	Size	Function
О	Output	1-bit	Output of OBUF to be connected directly to top-level output port.
Ι	Input	1-bit	Input of OBUF. Connect to the logic driving the output port.
Instantiation			Yes
Inference			Recommended

Histaritiation	165
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Specifies the output current drive strength of the I/O. It is suggested that you set this to the lowest setting tolerable for the design drive and timing requirements.
IOSTANDARD	String	Consult the product Data Sheet.	"DEFAULT"	Specifies the I/O standard to be used for this output.
SLEW	String	"SLOW" or "FAST"	"SLOW"	Specifies the slew rate of the output driver. Consult the product Data Sheet for recommendations of the best setting for this attribute.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- OBUF: Single-ended Output Buffer
   All devices
-- Xilinx HDL Libraries Guide, version 10.1
OBUF_inst : OBUF
generic map (
DRIVE => 12,
IOSTANDARD => "DEFAULT",
SLEW => "SLOW")
port map (
0 => 0,
           -- Buffer output (connect directly to top-level port)
I => I
           -- Buffer input
);
-- End of OBUF_inst instantiation
```

Verilog Instantiation Template

```
// OBUF: Single-ended Output Buffer
// All devices
// Xilinx HDL Libraries Guide, version 10.1

OBUF #(
.DRIVE(12), // Specify the output drive strength
.IOSTANDARD("DEFAULT"), // Specify the output I/O standard
.SLEW("SLOW") // Specify the output slew rate
) OBUF_inst (
.O(O), // Buffer output (connect directly to top-level port)
.I(I) // Buffer input
);

// End of OBUF_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

OBUFDS

Primitive: Differential Signaling Output Buffer



Introduction

This design element is a single output buffer that supports low-voltage, differential signaling (1.8 v CMOS). OBUFDS isolates the internal circuit and provides drive current for signals leaving the chip. Its output is represented as two distinct ports (O and OB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET and MYNETB).

Logic Table

Inputs		Outputs
Ι	О	OB
0	0	1
1	1	0

Design Entry Method

Instantiation	Recommended
Inference	No
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Descriptions
IOSTANDAR	DString	"DEFAULT"	"DEFAULT"	Use to assign an I/O standard to an I/O primitive.

VHDL Instantiation Template

use UNISIM.vcomponents.all;

```
-- OBUFDS: Differential Output Buffer
-- Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
OBUFDS_inst : OBUFDS
```

```
);
-- End of OBUFDS_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

OBUFT

Primitive: 3-State Output Buffer with Active Low Output Enable

OBUFT



Introduction

This design element is a single, 3-state output buffer with input I, output O, and active-Low output enables (T). This element uses the LVTTL standard and has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

When T is Low, data on the inputs of the buffers is transferred to the corresponding outputs. When T is High, the output is high impedance (off or Z state). OBUFTs are generally used when a single-ended output is needed with a 3-state capability, such as the case when building bidirectional I/O.

Logic Table

Inputs		Outputs
T	I	0
1	X	Z
0	I	F

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Specifies the output current drive strength of the I/O. It is suggested that you set this to the lowest setting tolerable for the design drive and timing requirements.
IOSTANDARD	String	Consult the product Data Sheet.	"DEFAULT"	Specifies the I/O standard to be used for this output.
SLEW	String	"SLOW" or "FAST" "SLOW" Specifies the state output drift the product Drecommendate.		Specifies the slew rate of the output driver. Consult the product Data Sheet for recommendations of the best setting for this attribute.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- OBUFT: Single-ended 3-state Output Buffer
         All devices
-- Xilinx HDL Libraries Guide, version 10.1
OBUFT_inst : OBUFT
generic map (
DRIVE => 12,
IOSTANDARD => "DEFAULT",
SLEW => "SLOW")
port map (
0 => 0, -- Bullet -- Buffer input
            -- Buffer output (connect directly to top-level port)
T => T
           -- 3-state enable input
);
-- End of OBUFT_inst instantiation
```

Verilog Instantiation Template

```
// OBUFT: Single-ended 3-state Output Buffer
// All devices
// Xilinx HDL Libraries Guide, version 10.1

OBUFT #(
.DRIVE(12), // Specify the output drive strength
.IOSTANDARD("DEFAULT"), // Specify the output I/O standard
.SLEW("SLOW") // Specify the output slew rate
) OBUFT_inst (
.O(O), // Buffer output (connect directly to top-level port)
.I(I), // Buffer input
.T(T) // 3-state enable input
);

// End of OBUFT_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

OBUFTDS

Primitive: 3-State Output Buffer with Differential Signaling, Active-Low Output Enable



Introduction

This design element is an output buffer that supports low-voltage, differential signaling. For the OBUFTDS, a design level interface signal is represented as two distinct ports (O and OB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET_P and MYNET_N).

Logic Table

Inputs		Outputs	
I	T	0	OB
Χ	1	Z	Z
0	0	0	1
1	0	1	0

Design Entry Method

Instantiation	Recommended
Inference	No
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Descriptions
IOSTANDARD	String	"DEFAULT"	"DEFAULT"	Use to assign an I/O standard to an I/O primitive.

VHDL Instantiation Template

```
use UNISIM.vcomponents.all;
```

```
-- OBUFTDS: Differential 3-state Output Buffer
-- Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1


OBUFTDS_inst : OBUFTDS
generic map (
IOSTANDARD => "DEFAULT")
```

```
// OBUFTDS: Differential 3-state Output Buffer
           Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
//
// Xilinx HDL Libraries Guide, version 10.1
OBUFTDS #(
.IOSTANDARD("DEFAULT") // Specify the output I/O standard
) OBUFTDS_inst (
         // Diff_p output (connect directly to top-level port)
.OB(OB),
         // Diff_n output (connect directly to top-level port)
.I(I),
         // Buffer input
.T(T)
          // 3-state enable input
);
// End of OBUFTDS_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

ODDR2

Primitive: Dual Data Rate Output D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset



Introduction

The design element is an output double data rate (DDR) register useful in producing double data rate signals exiting the FPGA. The ODDR2 requires two clocks (C0 and C1) to be connected to the component so that data is provided at the positive edge of both clocks. The ODDR2 features an active high clock enable port, CE, which can be used to suspend the operation of the registers and both set and reset ports that can be configured to be synchronous or asynchronous to the respective clocks. The ODDR2 has an optional alignment feature, which allows data to be captured by a single clock and clocked out by two clocks.

Logic Table

Inputs						Outputs	
S	R	CE	D0	D1	C0	C1	О
1	Х	Х	Χ	Х	X	Χ	1
0	1	Х	Χ	Х	Х	Χ	not INIT
0	0	0	Χ	Х	Х	Χ	No Change
0	0	1	D0	Х	Rising	Χ	D0
0	0	1	Х	D1	Х	Rising	D1
Set/Res	set can be sync	chronous via SI	RTYPE value	•	•		•

Design Entry Method

Instantiation	Recommended
Inference	No
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Descriptions
DDR_ALIGN-MENT	String	"NONE", "C0" or "C1"	"NONE"	Sets the input capture behavior for the DDR register. "NONE" clocks in data to the D0 input on the positive transition of the C0 clock and D1 on the positive transition of the C1 clock. "C0" allows the input clocking of both D0 and D1 align to the positive edge of the C0 clock. "C1" allows the input clocking of both D0 and D1 align to the positive edge of the C0 clock. "C1" allows the input clocking of both D0 and D1 align to the positive edge of the C1 clock.
INIT	Integer	0 or 1	0	Sets initial state of the Q0 output to 0 or 1.
SRTYPE	String	"SYNC" or "ASYNC"	"SYNC"	Specifies "SYNC" or "ASYNC" set/reset.

VHDL Instantiation Template

```
use UNISIM.vcomponents.all;
-- ODDR2: Output Double Data Rate Output Register with Set, Reset
         and Clock Enable. Spartan-3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
ODDR2_inst : ODDR2
generic map(
DDR_ALIGNMENT => "NONE", -- Sets output alignment to "NONE", "C0", "C1" INIT => '0', -- Sets initial state of the Q output to '0' or '1'
SRTYPE => "SYNC") -- Specifies "SYNC" or "ASYNC" set/reset
port map (
Q => Q, -- 1-bit output data
C0 => C0, -- 1-bit clock input
C1 => C1, -- 1-bit clock input
CE => CE, -- 1-bit clock enable input
D0 \Rightarrow D0, -- 1-bit data input (associated with C0)
D1 => D1, -- 1-bit data input (associated with C1)
R \Rightarrow R,
           -- 1-bit reset input
           -- 1-bit set input
S => S
);
-- End of ODDR2_inst instantiation
```

```
// ODDR2: Output Double Data Rate Output Register with Set, Reset
          and Clock Enable.
//
          Spartan-3E/3A
// Xilinx HDL Libraries Guide, version 10.1
ODDR2 #(
.DDR_ALIGNMENT("NONE"), // Sets output alignment to "NONE", "CO" or "C1"
.INIT(1'b0),
              // Sets initial state of the Q output to 1'b0 or 1'b1
.SRTYPE("SYNC") // Specifies "SYNC" or "ASYNC" set/reset
) ODDR2_inst (
       // 1-bit DDR output data
.Q(Q),
.CO(CO), // 1-bit clock input
.C1(C1), // 1-bit clock input
.CE(CE), // 1-bit clock enable input
.D0(D0), // 1-bit data input (associated with C0)
.D1(D1), // 1-bit data input (associated with C1)
.R(R), // 1-bit reset input
.S(S)
        // 1-bit set input
);
// End of ODDR2_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

PULLDOWN

Primitive: Resistor to GND for Input Pads, Open-Drain, and 3-State Outputs

PULLDOWN



Introduction

This resistor element is connected to input, output, or bidirectional pads to guarantee a logic Low level for nodes that might float.

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// PULLDOWN: I/O Buffer Weak Pull-down
// All FPGA
// Xilinx HDL Libraries Guide, version 10.1

PULLDOWN PULLDOWN_inst (
.0(0) // Pulldown output (connect directly to top-level port)
);

// End of PULLDOWN_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

PULLUP

Primitive: Resistor to VCC for Input PADs, Open-Drain, and 3-State Outputs



Introduction

This design element allows for an input, 3-state output or bi-directional port to be driven to a weak high value when not being driven by an internal or external source. This element establishes a High logic level for open-drain elements and macros when all the drivers are off.

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template


Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM16X1D

Primitive: 16-Deep by 1-Wide Static Dual Port Synchronous RAM



Introduction

This element is a 16-word by 1-bit static dual port random access memory with synchronous write capability. The device has two address ports: the read address (DPRA3 – DPRA0) and the write address (A3 – A0). These two address ports are asynchronous. The read address controls the location of the data driven out of the output pin (DPO), and the write address controls the destination of a valid write transaction. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected.

When WE is High, any positive transition on (WCLK) loads the data on the data input (D) into the word selected by the 4-bit write address. For predictable performance, write address and data inputs must be stable before a Low-to-High (WCLK) transition. This RAM block assumes an active-High (WCLK). (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The SPO output reflects the data in the memory cell addressed by A3 – A0. The DPO output reflects the data in the memory cell addressed by DPRA3 – DPRA0.

Note The write process is not affected by the address on the read address port.

You can use the INIT attribute to directly specify an initial value. The value must be a hexadecimal number, for example, INIT=ABAC. If the INIT attribute is not specified, the RAM is initialized with all zeros.

Logic Table

Mode selection is shown in the following logic table:

Inputs		Outputs		
WE (mode)	WCLK	D	SPO	DPO
0 (read)	X	X	data_a	data_d
1 (read)	0	X	data_a	data_d
1 (read)	1	X	data_a	data_d
1 (write)		D	D	data_d
1 (read)		X	data_a	data_d

data_a = word addressed by bits A3-A0

data_d = word addressed by bits DPRA3-DPRA0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros.	Initializes ROMs, RAMs, registers, and look-up tables.

VHDL Instantiation Template

```
Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;
```

```
use UNISIM.vcomponents.all;
-- RAM16X1D: 16 x 1 positive edge write, asynchronous read dual-port distributed RAM
            All FPGAs
-- Xilinx HDL Libraries Guide, version 10.1
RAM16X1D_inst : RAM16X1D
generic map (
INIT => X"0000")
port map (
DPO => DPO,
               -- Read-only 1-bit data output for DPRA
SPO => SPO,
              -- R/W 1-bit data output for A0-A3
A0 => A0,
                -- R/W address[0] input bit
A1 => A1,
                -- R/W address[1] input bit
A2 \Rightarrow A2
                -- R/W address[2] input bit
               -- R/W ddress[3] input bit
A3 => A3
D \Rightarrow D,
               -- Write 1-bit data input
DPRA0 => DPRA0, -- Read-only address[0] input bit
DPRA1 => DPRA1, -- Read-only address[1] input bit
DPRA2 => DPRA2, -- Read-only address[2] input bit
DPRA3 => DPRA3, -- Read-only address[3] input bit
WCLK => WCLK, -- Write clock input
WE => WE
                -- Write enable input
);
-- End of RAM16X1D_inst instantiation
```

```
// RAM16X1D: 16 x 1 positive edge write, asynchronous read dual-port distributed RAM
// All FPGAs
// Xilinx HDL Libraries Guide, version 10.1

RAM16X1D #(
.INIT(16'h0000) // Initial contents of RAM
) RAM16X1D_inst (
.DPO(DPO), // Read-only 1-bit data output for DPRA
.SPO(SPO), // R/W 1-bit data output for A0-A3
.A0(A0), // R/W address[0] input bit
```


```
.A1(A1), // R/W address[1] input bit
.A2(A2), // R/W address[2] input bit
.A3(A3), // R/W address[3] input bit
.D(D), // Write 1-bit data input
.DPRAO(DPRAO), // Read address[0] input bit
.DPRA1(DPRA1), // Read address[1] input bit
.DPRA2(DPRA2), // Read address[2] input bit
.DPRA3(DPRA3), // Read address[3] input bit
.WCLK(WCLK), // Write clock input
.WE(WE) // Write enable input
);

// End of RAM16X1D_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM16X1D 1

Primitive: 16-Deep by 1-Wide Static Dual Port Synchronous RAM with Negative-Edge Clock



Introduction

This is a 16-word by 1-bit static dual port random access memory with synchronous write capability and negative-edge clock. The device has two separate address ports: the read address (DPRA3 – DPRA0) and the write address (A3 – A0). These two address ports are asynchronous. The read address controls the location of the data driven out of the output pin (DPO), and the write address controls the destination of a valid write transaction.

When the write enable (WE) is set to Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any negative transition on (WCLK) loads the data on the data input (D) into the word selected by the 4-bit write address. For predictable performance, write address and data inputs must be stable before a High-to-Low WCLK transition. This RAM block assumes an active-High (WCLK). (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

You can initialize RAM16X1D 1 during configuration using the INIT attribute.

The SPO output reflects the data in the memory cell addressed by A3 – A0. The DPO output reflects the data in the memory cell addressed by DPRA3 – DPRA0.

Note The write process is not affected by the address on the read address port.

Logic Table

Mode selection is shown in the following logic table:

Inputs			Outputs	
WE (mode)	WCLK	D	SPO	DPO
0 (read)	X	X	data_a	data_d
1 (read)	0	X	data_a	data_d
1 (read)	1	X	data_a	data_d
1 (write)		D	D	data_d
1 (read)		X	data_a	data_d

data_a = word addressed by bits A3 - A0

data_d = word addressed by bits DPRA3-DPRA0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Initializes ROMs, RAMs, registers, and look-up tables.

VHDL Instantiation Template

```
Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;
```

```
use UNISIM.vcomponents.all;
-- RAM16X1D_1: 16 x 1 negative edge write, asynchronous read dual-port distributed RAM
               All FPGA
-- Xilinx HDL Libraries Guide, version 10.1
RAM16X1D_1_inst : RAM16X1D_1
generic map (
INIT => X"0000")
port map (
DPO => DPO,
              -- Read-only 1-bit data output for DPRA
SPO => SPO,
              -- R/W 1-bit data output for A0-A3
A0 => A0,
                -- R/W address[0] input bit
A1 => A1,
               -- R/W address[1] input bit
A2 \Rightarrow A2
                -- R/W address[2] input bit
               -- R/W ddress[3] input bit
A3 => A3
D \Rightarrow D,
               -- Write 1-bit data input
DPRA0 => DPRA0, -- Read-only address[0] input bit
DPRA1 => DPRA1, -- Read-only address[1] input bit
DPRA2 => DPRA2, -- Read-only address[2] input bit
DPRA3 => DPRA3, -- Read-only address[3] input bit
WCLK => WCLK, -- Write clock input
WE => WE
                -- Write enable input
);
-- End of RAM16X1D_1_inst instantiation
```


```
// RAM16X1D_1: 32 x 1 negative edge write, asynchronous read dual-port distributed RAM
// Viretx-II/II-Pro
// Xilinx HDL Libraries Guide, version 10.1

RAM32X1D_1 #(
.INIT(32'h00000000) // Initial contents of RAM
) RAM32X1D_1_inst (
.DPO(DPO), // Read-only 1-bit data output
.SPO(SPO), // R/W 1-bit data output
.AO(AO), // R/W address[0] input bit
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM16X1S

Primitive: 16-Deep by 1-Wide Static Synchronous RAM



Introduction

This element is a 16-word by 1-bit static random access memory with synchronous write capability. When the write enable (WE) is set Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is set High, any positive transition on WCLK loads the data on the data input (D) into the word selected by the 4-bit address (A3 – A0). This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins. You can initialize RAM16X1S during configuration using the INIT attribute.

Logic Table

Inputs			Outputs
WE(mode)	WCLK	D	0
0 (read)	X	X	Data
1 (read)	0	X	Data
1 (read)	1	X	Data
1 (write)		D	D
1 (read)		X	Data
Data = word addressed	d by bits A3 – A0		

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Specifies initial contents of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAM16X1S: 16 x 1 posedge write distributed => LUT RAM
              All FPGA
-- Xilinx HDL Libraries Guide, version 10.1
RAM16X1S_inst : RAM16X1S
generic map (
INIT => X"0000")
port map (
0 => 0,
               -- RAM output
             -- RAM address[0] input
-- RAM address[1] input
A0 => A0,
A1 \Rightarrow A1,
             -- RAM address[2] input
A2 \Rightarrow A2
A3 => A3
              -- RAM address[3] input
D \Rightarrow D,
              -- RAM data input
WCLK => WCLK, -- Write clock input
WE => WE
               -- Write enable input
);
-- End of RAM16X1S_inst instantiation
```


Verilog Instantiation Template

```
// RAM16X1S: 16 x 1 posedge write distributed (LUT) RAM
              All FPGA
// Xilinx HDL Libraries Guide, version 10.1
RAM16X1S #(
.INIT(16'h0000) // Initial contents of RAM
) RAM16X1S_inst (
           // RAM address[0] input
// RAM address<sup>[1]</sup>
.0(0),
.A0(A0),
.A1(A1),
             // RAM address[2] input
.A2(A2),
             // RAM address[3] input
.A3(A3),
             // RAM data input
.D(D),
.WCLK(WCLK), // Write clock input
              // Write enable input
.WE(WE)
);
// End of RAM16X1S_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM16X1S_1

Primitive: 16-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock



Introduction

This element is a 16-word by 1-bit static random access memory with synchronous write capability and negative-edge clock. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any negative transition on (WCLK) loads the data on the data input (D) into the word selected by the 4-bit address (A3 – A0). For predictable performance, address and data inputs must be stable before a High-to-Low WCLK transition. This RAM block assumes an active-Low (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can initialize this element during configuration using the INIT attribute.

Logic Table

Inputs			Outputs
WE(mode)	WCLK	D	О
0 (read)	X	X	Data
1 (read)	0	X	Data
1 (read)	1	X	Data
1 (write)		D	D
1 (read)		X	Data
Data = word addressed by bits A3 – A0			

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Specifies initial contents of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAM16X1S_1: 16 x 1 negedge write distributed => LUT RAM
               All FPGA
-- Xilinx HDL Libraries Guide, version 10.1
RAM16X1S_1_inst : RAM16X1S_1
generic map (
INIT => X"0000")
port map (
              -- RAM output
0 => 0,
              -- RAM address[0] input
A0 \Rightarrow A0,
          -- RAM address[1] input
A1 \Rightarrow A1
A2 \Rightarrow A2
              -- RAM address[2] input
A3 => A3
             -- RAM address[3] input
D \Rightarrow D,
             -- RAM data input
WCLK => WCLK, -- Write clock input
          -- Write enable input
WE => WE
);
-- End of RAM16X1S_1_inst instantiation
```


Verilog Instantiation Template

```
// RAM16X1S_1: 16 x 1 negedge write distributed (LUT) RAM
              All FPGA
// Xilinx HDL Libraries Guide, version 10.1
RAM16X1S_1 #(
.INIT(16'h0000) // Initial contents of RAM
) RAM16X1S_1_inst (
// RAM address[1] input
.A1(A1),
.A2(A2),
           // RAM address[2] input
.A3(A3),
           // RAM address[3] input
.D(D), // RAM data input .WCLK(WCLK), // Write clock input
            // Write enable input
.WE(WE)
);
// End of RAM16X1S_1_inst instantiation
```

- See the Spartan-3E User Guide.
- See the Spartan-3E Data Sheets.

RAM16X2S

Primitive: 16-Deep by 2-Wide Static Synchronous RAM



Introduction

This element is a 16-word by 2-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data input (D1 – D0) into the word selected by the 4-bit address (A3 – A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O1 - O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can use the INIT_xx properties to specify the initial contents of a Virtex-4 wide RAM. INIT_00 initializes the RAM cells corresponding to the O0 output, INIT_01 initializes the cells corresponding to the O1 output, etc. For example, a RAM16X2S instance is initialized by INIT_00 and INIT_01 containing 4 hex characters each. A RAM16X8S instance is initialized by eight properties INIT_00 through INIT_07 containing 4 hex characters each. A RAM64x2S instance is completely initialized by two properties INIT_00 and INIT_01 containing 16 hex characters each.

Except for Virtex-4 devices, the initial contents of this element cannot be specified directly.

Logic Table

Inputs			Outputs
WE (mode)	WCLK	D1-D0	O1-O0
0 (read)	X	X	Data
1(read)	0	X	Data
1(read)	1	X	Data
1(write)		D1-D0	D1-D0
1 (read)		X	Data
Data = word addressed by bits A3 – A0			

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 to INIT_01	Hexadecimal	Any 16-Bit Value	All zeros	Initializes ROMs, RAMs, registers, and look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAM16X2S: 16 x 2 posedge write distributed => LUT RAM
              Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
RAM16X2S_inst : RAM16X2S
generic map (
INIT_00 => X"0000", -- INIT for bit 0 of RAM
INIT_01 => X"0000") -- INIT for bit 1 of RAM
port map (
00 => 00,
               -- RAM data[0] output
01 => 01,
             -- RAM data[1] output
A0 \Rightarrow A0,
              -- RAM address[0] input
              -- RAM address[1] input
-- RAM address[2] input
A1 \Rightarrow A1
A2 \Rightarrow A2
A3 \Rightarrow A3
              -- RAM address[3] input
D0 \Rightarrow D0,
              -- RAM data[0] input
D1 \Rightarrow D1,
             -- RAM data[1] input
WCLK => WCLK, -- Write clock input
WE => WE
               -- Write enable input
);
-- End of RAM16X2S_inst instantiation
```

```
// RAM16X2S: 16 x 2 posedge write distributed (LUT) RAM
            Virtex-II/II-Pro, Spartan-3/3E/3A
//
// Xilinx HDL Libraries Guide, version 10.1
RAM16X2S #(
.INIT_00(16'h0000), // Initial contents of bit 0 of RAM
.INIT_01(16'h0000) // Initial contents of bit 1 of RAM
) RAM16X2S_inst (
          // RAM data[0] output
.00(00),
           // RAM data[1] output
.01(01),
.A0(A0),
            // RAM address[0] input
.A1(A1),
            // RAM address[1] input
```


```
.A2(A2), // RAM address[2] input
.A3(A3), // RAM address[3] input
.D0(D0), // RAM data[0] input
.D1(D1), // RAM data[1] input
.WCLK(WCLK), // Write clock input
.WE(WE) // Write enable input
);

// End of RAM16X2S_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM16X4S

Primitive: 16-Deep by 4-Wide Static Synchronous RAM



Introduction

This element is a 16-word by 4-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data input (D3 – D0) into the word selected by the 4-bit address (A3 – A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O3 - O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

Logic Table

Inputs			Outputs
WE (mode)	WCLK	D3 – D0	O3 – O0
0 (read)	X	X	Data
1 (read)	0	X	Data
1 (read)	1	X	Data
1 (write)		D3-D0	D3-D0
1 (read)		X	Data
Data = word addressed by bits A3 – A0.			

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Attribute	Type	Allowed Values	Default	Description
INIT_00 to INIT_03	Hexadecimal	Any 16-Bit Value	All zeros	INIT for bit 0 of RAM

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAM16X4S: 16 x 4 posedge write distributed => LUT RAM
             Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
RAM16X4S_inst : RAM16X4S
generic map (
INIT_00 => X"0000", -- INIT for bit 0 of RAM
INIT_01 \Rightarrow X"0000", -- INIT for bit 1 of RAM
INIT_02 => X"0000", -- INIT for bit 2 of RAM
INIT_03 => X"0000") -- INIT for bit 3 of RAM
port map (
00 => 00,
              -- RAM data[0] output
01 => 01,
              -- RAM data[1] output
02 => 02,
              -- RAM data[2] output
03 => 03,
             -- RAM data[3] output
A0 => A0,
             -- RAM address[0] input
A1 => A1,
             -- RAM address[1] input
             -- RAM address[2] input
A2 \Rightarrow A2
             -- RAM address[3] input
-- RAM data[0] input
A3 => A3,
D0 => D0,
             -- RAM data[1] input
D1 \Rightarrow D1,
             -- RAM data[2] input
D2 => D2
D3 => D3,
             -- RAM data[3] input
WCLK => WCLK, -- Write clock input
WE => WE
              -- Write enable input
);
-- End of RAM16X4S_inst instantiation
```

```
// RAM16X4S: 16 x 4 posedge write distributed (LUT) RAM
              Virtex-II/II-Pro, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1
RAM16X4S #(
.INIT_00(16'h0000), // INIT for bit 0 of RAM
.INIT_01(16'h0000), // INIT for bit 1 of RAM \,
.INIT_02(16 \buildrel{h0000}{}\buildrel{h0000}{}\buildrel{h0000} , // INIT for bit 2 of RAM
.INIT_03(16 h0000) // INIT for bit 3 of RAM
) RAM16X4S_inst (
           // RAM data[0] output
.00(00),
            // RAM data[1] output
.01(01),
.02(02),
            // RAM data[2] output
.03(03),
            // RAM data[3] output
.A0(A0),
            // RAM address[0] input
.A1(A1),
             // RAM address[1] input
.A2(A2),
              // RAM address[2] input
```


```
.A3(A3), // RAM address[3] input
.D0(D0), // RAM data[0] input
.D1(D1), // RAM data[1] input
.D2(D2), // RAM data[2] input
.D3(D3), // RAM data[3] input
.WCLK(WCLK), // Write clock input
.WE(WE) // Write enable input
);

// End of RAM16X4S_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM16X8S

Primitive: 16-Deep by 8-Wide Static Synchronous RAM



Introduction

This element is a 16-word by 8-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on data inputs (D7 – D0) into the word selected by the 4-bit address (A3 – A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O7 - O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

Logic Table

Inputs			Outputs
WE (mode)	WCLK	D7-D0	O7-O0
0 (read)	X	X	Data
1 (read)	0	X	Data
1 (read)	1	X	Data
1 (write)		D7-D0	D7-D0
1 (read)		X	Data
Data = word addressed by bits A3 – A0			

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Attribute	Туре	Allowed Values	Default	Description
INIT_00 To INIT_07	Hexadecimal	Any 16-Bit Value	0	Initializes ROMs, RAMs, registers, and look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAM16X8S: 16 x 8 posedge write distributed => LUT RAM
              Virtex-II/II-Pro
-- Xilinx HDL Libraries Guide, version 10.1
RAM16X8S_inst : RAM16X8S
generic map (
INIT_00 => X"0000", -- INIT for bit 0 of RAM
INIT_01 \Rightarrow X"0000", -- INIT for bit 1 of RAM
INIT_02 => X"0000", -- INIT for bit 2 of RAM INIT_03 => X"0000", -- INIT for bit 3 of RAM
INIT_04 => X"0000", --
                          INIT for bit 4 of RAM
INIT_05 => X"0000", --
INIT_06 => X"0000", --
                           INIT for bit 5 of RAM
                          INIT for bit 6 of RAM
INIT_07 => X"0000") -- INIT for bit 7 of RAM
port map (
0 => 0,
               -- 8-bit RAM data output
A0 => A0,
              -- RAM address[0] input
A1 \Rightarrow A1,
               -- RAM address[1] input
A2 \Rightarrow A2
               -- RAM address[2] input
A3 => A3
               -- RAM address[3] input
D => D,
               -- 8-bit RAM data input
WCLK => WCLK, -- Write clock input
WE => WE
               -- Write enable input
);
-- End of RAM16X8S_inst instantiation
```

```
// RAM16X8S: 16 x 8 posedge write distributed (LUT) RAM
             Virtex-II/II-Pro
// Xilinx HDL Libraries Guide, version 10.1
RAM16X8S #(
.INIT_00(16'h0000), // INIT for bit 0 of RAM \,
.INIT_01(16 ^{\prime}h0000), // INIT for bit 1 of RAM
.INIT_02(16 ^{\prime}h0000), // INIT for bit 2 of RAM
.INIT_03(16'h0000), // INIT for bit 3 of RAM
.INIT_04(16'h0000), // INIT for bit 4 of RAM \,
.INIT_05(16'h0000), // INIT for bit 5 of RAM
.INIT_06(16'h0000), // INIT for bit 6 of RAM
.INIT_07(16 'h0000)
                    // INIT for bit 7 of RAM
) RAM16X8S_inst (
.0(0),
           // 8-bit RAM data output
.A0(A0),
             // RAM address[0] input
```


```
.A1(A1), // RAM address[1] input
.A2(A2), // RAM address[2] input
.A3(A3), // RAM address[3] input
.D(D), // 8-bit RAM data input
.WCLK(WCLK), // Write clock input
.WE(WE) // Write enable input
);

// End of RAM16X8S_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM32X1S

Primitive: 32-Deep by 1-Wide Static Synchronous RAM



Introduction

The design element is a 32-word by 1-bit static random access memory with synchronous write capability. When the write enable is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any positive transition on (WCLK) loads the data on the data input (D) into the word selected by the 5-bit address (A4 A0). For predictable performance, address and data inputs must be stable before a Low-to-High (WCLK) transition. This RAM block assumes an active-High (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins. You can initialize RAM32X1S during configuration using the INIT attribute.

Logic Table

Inputs			Outputs
WE (Mode)	WCLK	D	0
0 (read)	X	X	Data
1 (read)	0	X	Data
1 (read)	1	X	Data
1 (write)		D	D
1 (read)		X	Data

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Attribute	Type	Allowed Values	Default	Descriptions
INIT	Hexadecimal	Any 32-Bit Value	All zeros	Specifies initial contents of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;


```
use UNISIM.vcomponents.all;
-- RAM32X1S: 32 x 1 posedge write distributed => LUT RAM
             All FPGA
-- Xilinx HDL Libraries Guide, version 10.1
RAM32X1S_inst : RAM32X1S
generic map (
INIT => X"0000000")
port map (
0 => 0,
              -- RAM output
A0 => A0,
              -- RAM address[0] input
            -- RAM address[1] input
A1 \Rightarrow A1
             -- RAM address[2] input
A2 \Rightarrow A2,
A3 => A3,
             -- RAM address[3] input
A4 => A4,
             -- RAM address[4] input
              -- RAM data input
D \Rightarrow D,
WCLK => WCLK, -- Write clock input
WE => WE
          -- Write enable input
);
-- End of RAM32X1S_inst instantiation
```

```
// RAM32X1S: 32 x 1 posedge write distributed (LUT) RAM
             All FPGA
// Xilinx HDL Libraries Guide, version 10.1
RAM32X1S #(
.INIT(32'h00000000) // Initial contents of RAM
) RAM32X1S_inst (
       // RAM output
, // RAM address[0] input
, // RAM address[1] input
.0(0),
.A0(A0),
.A1(A1),
.A2(A2),
            // RAM address[2] input
.A3(A3),
            // RAM address[3] input
.A4(A4),
            // RAM address[4] input
             // RAM data input
.D(D),
.WCLK(WCLK), // Write clock input
             // Write enable input
.WE(WE)
);
// End of RAM32X1S_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM32X1S_1

Primitive: 32-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock



Introduction

The design element is a 32-word by 1-bit static random access memory with synchronous write capability. When the write enable is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any negative transition on (WCLK) loads the data on the data input (D) into the word selected by the 5-bit address (A4 – A0). For predictable performance, address and data inputs must be stable before a High-to-Low (WCLK) transition. This RAM block assumes an active-Low (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins. You can initialize RAM32X1S_1 during configuration using the INIT attribute.

Logic Table

Inputs			Outputs
WE (Mode)	WCLK	D	О
0 (read)	X	Χ	Data
1 (read)	0	Χ	Data
1 (read)	1	Χ	Data
1 (write)		D	D
1 (read)		X	Data
Data = word addressed by bits A4 – A0			

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Descriptions
INIT	Hexadecimal	Any 32-Bit Value	0	Initializes ROMs, RAMs, registers, and look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAM32X1S_1: 32 x 1 negedge write distributed => LUT RAM
                 All FPGA
-- Xilinx HDL Libraries Guide, version 10.1
RAM32X1S_1_inst : RAM32X1S_1
generic map (
INIT => X"0000000")
port map (
0 => 0,
               -- RAM output
             -- RAM address[0] input
-- RAM address[1] input
A0 => A0,
A1 \Rightarrow A1,
              -- RAM address[2] input
A2 \Rightarrow A2
A3 \Rightarrow A3
              -- RAM address[3] input
A4 \Rightarrow A4
              -- RAM address[4] input
D \Rightarrow D,
               -- RAM data input
WCLK => WCLK, -- Write clock input
WE => WE
               -- Write enable input
);
-- End of RAM32X1S_1_inst instantiation
```


Verilog Instantiation Template

```
// RAM32X1S_1: 32 x 1 negedge write distributed (LUT) RAM
                 Virtex/E/-II/-II-Pro, Spartan-II/IIE/3/3A
//
// Xilinx HDL Libraries Guide, version 10.1
RAM32X1S_1 #(
.INIT(32'h00000000)
                      // Initial contents of RAM
)RAM32X1S_1_inst (
.0(0), // RAM output
           // RAM address[0] input
// RAM address[1] input
// RAM address[2] input
// RAM address[3] input
.A0(A0),
.A1(A1),
.A2(A2),
.A3(A3),
            // RAM address[4] input
.A4(A4),
              // RAM data input
.D(D),
.WCLK(WCLK), // Write clock input
.WE(WE)
              // Write enable input
);
// End of RAM32X1S_1_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM32X2S

Primitive: 32-Deep by 2-Wide Static Synchronous RAM



Introduction

The design element is a 32-word by 2-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any positive transition on (WCLK) loads the data on the data input (D1 D0) into the word selected by the 5-bit address (A4 A0). For predictable performance, address and data inputs must be stable before a Low-to-High (WCLK) transition. This RAM block assumes an active-High (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block. The signal output on the data output pins (O1 O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can use the INIT_00 and INIT_01 properties to specify the initial contents of RAM32X2S as described in Specifying Initial Contents of a *SPARTAN3A* Wide RAM in the RAM16X2S section.

Logic Table

Inputs			Outputs
WE (Mode)	WCLK	D	O0-O1
0 (read)	X	X	Data
1 (read)	0	X	Data
1 (read)	1	X	Data
1 (write)		D1-D0	D1-D0
1 (read)		X	Data
Data = word addressed by bits A4 A0			

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Attribute	Type	Allowed Values	Default	Descriptions
INIT_00	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 0 of RAM.
INIT_01	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 1 of RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAM32X2S: 32 x 2 posedge write distributed => LUT RAM
             Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
RAM32X2S_inst : RAM32X2S
generic map (
INIT_00 => X"00000000", -- INIT for bit 0 of RAM
INIT_01 => X"00000000") -- INIT for bit 1 of RAM
port map (
00 => 00,
              -- RAM data[0] output
01 => 01,
              -- RAM data[1] output
A0 => A0,
              -- RAM address[0] input
A1 => A1,
              -- RAM address[1] input
A2 \Rightarrow A2
             -- RAM address[2] input
A3 => A3
             -- RAM address[3] input
A4 \Rightarrow A4
             -- RAM address[4] input
           -- RAM data[0] input
D0 \Rightarrow D0,
D1 \Rightarrow D1,
              -- RAM data[1] input
WCLK => WCLK, -- Write clock input
              -- Write enable input
WE => WE
);
-- End of RAM32X2S_inst instantiation
```


```
// RAM32X2S: 32 x 2 posedge write distributed (LUT) RAM
            Virtex-II/II-Pro, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1
RAM32X2S #(
.INIT_00(32'h00000000), // INIT for bit 0 of RAM
                      // INIT for bit 1 of RAM
.INIT_01(32 h00000000)
) RAM32X2S_inst (
.00(00),
         // RAM data[0] output
.01(01),
            // RAM data[1] output
.A0(A0),
           // RAM address[0] input
.A1(A1),
            // RAM address[1] input
            // RAM address[2] input
.A2(A2),
            // RAM address[3] input
.A3(A3),
.A4(A4),
            // RAM address[4] input
            // RAM data[0] input
.D0(D0),
.D1(D1),
            // RAM data[1] input
.WCLK(WCLK), // Write clock input
.WE(WE)
            // Write enable input
);
```

// End of RAM32X2S_inst instantiation

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM32X4S

Primitive: 32-Deep by 4-Wide Static Synchronous RAM



Introduction

This design element is a 32-word by 4-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data inputs (D3-D0) into the word selected by the 5-bit address (A4-A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O3-O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

Logic Table

Inputs	Outputs			
WE	WCLK	D3-D0	O3-O0	
0 (read)	X	X	Data	
1 (read)	0	X	Data	
1 (read)	1	X	Data	
1 (write)		D3-D0	D3-D0	
1 (read)		X	Data	
Data = word addressed by bits A4 A0				

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Attribute	Type	Allowed Values	Default	Description
INIT_00	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 0 of RAM.
INIT_01	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 1 of RAM.
INIT_02	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 2 of RAM.
INIT_03	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 3 of RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAM32X4S: 32 x 4 posedge write distributed => LUT RAM
               Virtex-II/II-Pro
-- Xilinx HDL Libraries Guide, version 10.1
RAM32X4S_inst : RAM32X4S
generic map (
INIT_00 => X"00000000", -- INIT for bit 0 of RAM
INIT_01 => X"00000000", -- INIT for bit 1 of RAM
INIT_02 => X"00000000", -- INIT for bit 2 of RAM
INIT_03 => X"000000000") -- INIT for bit 3 of RAM
port map (
00 => 00,
                -- RAM data[0] output
01 => 01,
              -- RAM data[1] output
02 => 02,
               -- RAM data[2] output
03 => 03,
                -- RAM data[3] output
A0 => A0,
                -- RAM address[0] input
A1 \Rightarrow A1
                -- RAM address[1] input
A2 \Rightarrow A2,
               -- RAM address[2] input
A3 => A3,
              -- RAM address[3] input
A4 \Rightarrow A4
              -- RAM address[4] input
D0 \Rightarrow D0,
              -- RAM data[0] input
D1 \Rightarrow D1,
                -- RAM data[1] input
D2 \Rightarrow D2
                -- RAM data[2] input
D3 => D3,
                -- RAM data[3] input
WCLK => WCLK, -- Write clock input
                -- Write enable input
WE => WE
);
-- End of RAM32X4S_inst instantiation
```

```
// RAM32X4S: 32 x 4 posedge write distributed (LUT) RAM
// Virtex-II/II-Pro
// Xilinx HDL Libraries Guide, version 10.1


RAM32X4S #(
.INIT_00(32'h00000000), // INIT for bit 0 of RAM
.INIT_01(32'h00000000), // INIT for bit 1 of RAM
.INIT_02(32'h00000000), // INIT for bit 2 of RAM
.INIT_03(32'h00000000) // INIT for bit 3 of RAM
) RAM32X4S_inst (
.00(00), // RAM data[0] output
```

```
.01(01),
              // RAM data[1] output
            // RAM data[2] output
// RAM data[3] output
.02(02),
.03(03),
.A0(A0),
            // RAM address[0] input
.A1(A1),
            // RAM address[1] input
            // RAM address[2] input
.A2(A2),
.A3(A3),
            // RAM address[3] input
.A4(A4),
            // RAM address[4] input
            // RAM data[0] input
// RAM data[1] input
.D0(D0),
.D1(D1),
             // RAM data[2] input
.D2(D2),
             // RAM data[3] input
.D3(D3),
.WCLK(WCLK), // Write clock input
.WE(WE)
              // Write enable input
);
// End of RAM32X4S_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM32X8S

Primitive: 32-Deep by 8-Wide Static Synchronous RAM



Introduction

This design element is a 32-word by 8-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data inputs (D7 – D0) into the word selected by the 5-bit address (A4 – A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O7 - O0) is the data that is stored in the RAM at the location defined by the values on the address pins.

Logic Table

Inputs	Outputs			
WE (mode)	WCLK	D7-D0	O7-O0	
0 (read)	X	X	Data	
1 (read)	0	X	Data	
1 (read)	1	X	Data	
1 (write)		D7-D0	D7-D0	
1 (read)		X	Data	
Data = word addressed by bits A4 – A0				

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Attribute	Туре	Allowed Values	Default	Description
INIT_00	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 0 of RAM.
INIT_01	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 1 of RAM.
INIT_02	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 2 of RAM.
INIT_03	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 3 of RAM.
INIT_04	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 4 of RAM.
INIT_05	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 5 of RAM.
INIT_06	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 6 of RAM.
INIT_07	Hexadecimal	Any 32-Bit Value	All zeros	INIT for bit 7 of RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAM32X8S: 32 x 8 posedge write distributed => LUT RAM
               Virtex-II/II-Pro
-- Xilinx HDL Libraries Guide, version 10.1
RAM32X8S_inst : RAM32X8S
generic map (
INIT_00 => X"00000000", -- INIT for bit 0 of RAM
INIT_01 => X"00000000", -- INIT for bit 1 of RAM
INIT_02 => X"000000000", -- INIT for bit 2 of RAM
INIT_03 => X"00000000", -- INIT for bit 3 of RAM
INIT_04 => X"00000000", -- INIT for bit 4 of RAM
INIT_05 => X"00000000", -- INIT for bit 5 of RAM
INIT_06 => X"00000000", -- INIT for bit 6 of RAM
INIT_07 => X"00000000") -- INIT for bit 7 of RAM
-- 8-bit RAM data output
D => D,
                -- 8-bit RAM data input
WCLK => WCLK, -- Write clock input
            -- Write enable input
WE => WE
);
-- End of RAM32X8S_inst instantiation
```


```
// RAM32X8S: 32 x 8 posedge write distributed (LUT) RAM
// Virtex-II/II-Pro
// Xilinx HDL Libraries Guide, version 10.1
RAM32X8S #(
.INIT_00(32'h00000000), // INIT for bit 0 of RAM
```

```
.INIT_01(32'h00000000), // INIT for bit 1 of RAM \,
.INIT_02(32'h00000000), // INIT for bit 2 of RAM .INIT_03(32'h00000000), // INIT for bit 3 of RAM
.INIT_04(32'h00000000), // INIT for bit 4 of RAM
.INIT_05(32'h00000000), // INIT for bit 5 of RAM
.INIT_06(32'h00000000), // INIT for bit 6 of RAM \,
.INIT_07(32'h00000000) // INIT for bit 7 of RAM
) RAM32X8S_inst (
           // 8-bit RAM data output
// RAM address[0] input
.0(0),
.A0(A0),
            // RAM address[1] input
.A1(A1),
              // RAM address[2] input
.A2(A2),
.A3(A3),
              // RAM address[3] input
.A4(A4),
              // RAM address[4] input
              // 8-bit RAM data input
.D(D),
.WCLK(WCLK), // Write clock input
.WE(WE)
              // Write enable input
);
// End of RAM32X8S_inst instantiation
```

- See the Spartan-3E User Guide.
- See the *Spartan-3E Data Sheets*.

RAM64X1S

Primitive: 64-Deep by 1-Wide Static Synchronous RAM



Introduction

This design element is a 64-word by 1-bit static random access memory (RAM) with synchronous write capability. When the write enable is set Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is set High, any positive transition on WCLK loads the data on the data input (D) into the word selected by the 6-bit address (A5 - A0). This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can initialize this element during configuration using the INIT attribute.

Logic Table

Mode selection is shown in the following logic table

Inputs			Outputs
WE (mode)	WCLK	D	О
0 (read)	X	X	Data
1 (read)	0	X	Data
1 (read)	1	X	Data
1 (write)		D	D
1 (read)		X	Data
Data = word addressed by bits A5 – A0			

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Initializes ROMs, RAMs, registers, and look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.


```
Library UNISIM;
use UNISIM.vcomponents.all;
-- RAM64X1S: 64 x 1 positive edge write, asynchronous read single-port distributed RAM
             Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
RAM64X1S_inst : RAM64X1S
generic map (
INIT => X"0000000000000000")
port map (
O => O,
               -- 1-bit data output
A0 => A0,
              -- Address[0] input bit
A1 => A1,
               -- Address[1] input bit
               -- Address[2] input bit
-- Address[3] input bit
A2 \Rightarrow A2
A3 => A3
A4 => A4,
              -- Address[4] input bit
A5 => A5,
              -- Address[5] input bit
D \Rightarrow D,
              -- 1-bit data input
WCLK => WCLK, -- Write clock input
WE => WE
               -- Write enable input
);
-- End of RAM64X1S_inst instantiation
```

```
// RAM64X1S: 64 x 1 positive edge write, asynchronous read single-port distributed RAM
              Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1
RAM64X1S #(
.INIT(64'h0000000000000000) // Initial contents of RAM
) RAM64X1S_inst (
.0(0), // 1-bit data output
.A0(A0), // Address[0] input bit
.A1(A1), // Address[1] input bit
              // Address[2] input bit
.A2(A2),
              // Address[3] input bit
// Address[4] input bit
.A3(A3),
.A4(A4),
               // Address[5] input bit
.A5(A5),
               // 1-bit data input
.D(D),
.WCLK(WCLK), // Write clock input
.WE(WE)
               // Write enable input
);
// End of RAM64X1S_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM64X1S_1

Primitive: 64-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock



Introduction

This design element is a 64-word by 1-bit static random access memory with synchronous write capability. When the write enable is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any negative transition on (WCLK) loads the data on the data input (D) into the word selected by the 6-bit address (A5 – A0). For predictable performance, address and data inputs must be stable before a High-to-Low (WCLK) transition. This RAM block assumes an active-Low (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can initialize this element during configuration using the INIT attribute.

Logic Table

Inputs		Outputs	Outputs	
WE (mode)	WCLK	D	0	
0 (read)	X	X	Data	
1 (read)	0	X	Data	
1 (read)	1	X	Data	
1 (write)		D	D	
1 (read)		X	Data	
Data = word addressed by bits A5 – A0				

Design Entry Method

Instantiation	Yes	
Inference	Recommended	
Coregen and wizards	No	
Macro support	No	

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Initializes ROMs, RAMs, registers, and look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM; use UNISIM.vcomponents.all; -- RAM64X1S_1: 64 x 1 negative edge write, asynchronous read single-port distributed RAM Virtex-II/II-Pro, Spartan-3/3E/3A -- Xilinx HDL Libraries Guide, version 10.1 RAM64X1S_1_inst : RAM64X1S_1 generic map (INIT => X"0000000000000000") port map (0 => 0, -- 1-bit data output A0 => A0, -- Address[0] input bit -- Address[1] input bit $A1 \Rightarrow A1$ A2 => A2, -- Address[2] input bit A3 => A3, -- Address[3] input bit $A4 \Rightarrow A4$ -- Address[4] input bit A5 => A5,-- Address[5] input bit D => D, -- 1-bit data input WCLK => WCLK, -- Write clock input WE => WE -- Write enable input); -- End of RAM64X1S_1_inst instantiation

Verilog Instantiation Template


```
// RAM64X1S_1: 64 x 1 negative edge write, asynchronous read single-port distributed RAM
                Virtex-II/II-Pro, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1
RAM64X1S_1 #(
.INIT(64'h0000000000000000) // Initial contents of RAM
) RAM64X1S_1_inst (
         // 1-bit data output
// Address[0] input bit
// Address[1] input bit
// Address[2] input bit
.0(0),
.A0(A0),
.A1(A1),
.A2(A2),
.A3(A3),
              // Address[3] input bit
              // Address[4] input bit
.A4(A4),
.A5(A5),
              // Address[5] input bit
               // 1-bit data input
.D(D),
              // Write clock input
.WCLK(WCLK),
               // Write enable input
.WE(WE)
);
// End of RAM64X1S_1_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAM64X2S

Primitive: 64-Deep by 2-Wide Static Synchronous RAM



Introduction

This design element is a 64-word by 2-bit static random access memory with synchronous write capability. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data input (D1 – D0) into the word selected by the 6-bit address (A5 – A0). For predictable performance, address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pins (O1 - O0) is the data that is stored in the RAM at the location defined by the values on the address pins. You can use the INIT_00 and INIT_01 properties to specify the initial contents of this design element.

Logic Table

Inputs			Outputs
WE (mode)	WCLK	D0-D1	O0-O1
0 (read)	X	X	Data
1 (read)	0	X	Data
1 (read)	1	X	Data
1 (write)		D1-D0	D1-D0
1 (read)		X	Data
Data = word addressed by	bits A5 – A0		

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT_00	Hexadecimal	Any 64-Bit Value	All zeros	Initializes ROMs, RAMs, registers, and look-up tables.
INIT_01	Hexadecimal	Any 64-Bit Value	All zeros	Initializes ROMs, RAMs, registers, and look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAM64X2S: 64 x 2 positive edge write, asynchronous read single-port distributed RAM
             Virtex-II/II-Pro/4/5
-- Xilinx HDL Libraries Guide, version 10.1
RAM64X2S_inst : RAM64X2S
generic map (
INIT_00 => X"000000000000000", -- INIT for bit 0 of RAM
INIT_01 => X"0000000000000000") -- INIT for bit 1 of RAM
port map (
00 => 00,
              -- Data[0] output
01 => 01,
             -- Data[1] output bit
A0 => A0,
            -- Address[0] input bit
A1 => A1,
            -- Address[1] input bit
A2 \Rightarrow A2
             -- Address[2] input bit
A3 => A3,
             -- Address[3] input bit
A4 \Rightarrow A4
              -- Address[4] input bit
              -- Address[5] input bit
A5 => A5,
D0 => D0,
             -- Data[0] input
             -- Data[1] input
D1 \Rightarrow D1,
WCLK => WCLK, -- Write clock input
WE => WE
              -- Write enable input
);
-- End of RAM64X2S_inst instantiation
```

Verilog Instantiation Template


```
// RAM64X2S: 64 x 2 positive edge write, asynchronous read single-port distributed RAM
            Virtex-II/II-Pro
// Xilinx HDL Libraries Guide, version 10.1
RAM64X2S #(
.INIT_00(64'h000000000000000), // INIT for RAM bit 0 \,
.INIT_01(64 h000000000000000) // INIT for RAM bit 1
// Data[1] output bit
.01(01),
            // Address[0] input bit
.AO(AO),
.A1(A1),
           // Address[1] input bit
.A2(A2),
           // Address[2] input bit
.A3(A3),
           // Address[3] input bit
.A4(A4),
            // Address[4] input bit
.A5(A5),
            // Address[5] input bit
            // Data[0] input
.D0(D0),
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S1_S1

Primitive:



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	,					Outputs					
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	RAM C	ontents	
										Data RAM	Parity RAM
1	X	Х	X	X	X	X	X	INIT_A	INIT_A	No Change	No Change
0	0	Х	X	X	X	X	X	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs					Outputs						
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3					Outputs						
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents	
										Data RAM	Parity RAM	
1	X	X	Х	X	X	X	Х	INIT_B	INIT_B	No Change	No Change	
0	0	X	Х	X	X	X	Х	No Change	No Change	No Change	No Change	
0	1	1	0		Χ	X	X	SRVAL_B	SRVAL_	BNo Change	No Change	
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata	
0	1	0	0		addr	X	X	RAM(addr)	RAM(ad	d N)o Change	No Change	

Inputs					Outputs						
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብ ርያ (add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A			Port B							
Component	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S1_S1	16384 x 1	1	(13:0)	(0:0)	-	16384 x 1	1	(13:0)	(0:0)	-
(a) Depth x Widt	h									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address	Mapping	for	Data
--------------	---------	-----	------

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5 5	4 3	3 2	1 0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2		L	C
4	4096	<	7				6				5				4				3				2			1			()	
8	2048	<	3								2								1							0)				
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE_MODE_A=NO_	CHANGE and WRITE	_MODE_B=NO_CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChang
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No eChang	No eChang	No eChang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	X

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM			No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	e Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAi ny al	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	№ <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.

Attribute	Type	Allowed Values	Default	Description
SRVAL_B	Binary/Hexac	eAin y al	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.
WRITE_MODE	_ S tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
-- Address 4096 to 8191
-- Address 8192 to 12287
-- Address 12288 to 16383
port map (
DOA => DOA.
-- Port A 1-bit Data Output
```

```
DOB => DOB,
                -- Port B 1-bit Data Output
ADDRA => ADDRA,
               -- Port A 14-bit Address Input
ADDRB => ADDRB,
                -- Port B 14-bit Address Input
CLKA => CLKA,
                -- Port A Clock
                -- Port B Clock
CLKB => CLKB,
DIA => DIA,
                -- Port A 1-bit Data Input
DIB => DIB,
                -- Port B 1-bit Data Input
ENA => ENA,
                -- Port A RAM Enable Input
ENB => ENB,
                -- PortB RAM Enable Input
SSRA => SSRA,
                -- Port A Synchronous Set/Reset Input
SSRB => SSRB,
                -- Port B Synchronous Set/Reset Input
WEA => WEA,
                -- Port A Write Enable Input
WEB => WEB
                -- Port B Write Enable Input
);
-- End of RAMB16_S1_S1_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S1_S1: Spartan-3/3E/3A/3AN/3AD 16k x 1 Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S1_S1 #(
.INIT_A(1'b0), \  \  //\  \   Value of output RAM registers on Port A at startup
.INIT_B(1'b0), // Value of output RAM registers on Port B at startup .SRVAL_A(1'b0), // Port A output value upon SSR assertion
.SRVAL_B(1'b0), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"),
       // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Address 0 to 4095
// Address 4096 to 8191
```


```
// Address 8192 to 12287
// Address 12288 to 16383
) RAMB16_S1_S1_inst (
.DOA(DOA),
  // Port A 1-bit Data Output
   // Port B 1-bit Data Output
.DOB(DOB),
   // Port A 14-bit Address Input
.ADDRA(ADDRA),
   // Port B 14-bit Address Input
.ADDRB(ADDRB),
.CLKA(CLKA),
   // Port A Clock
.CLKB(CLKB),
   // Port B Clock
.DIA(DIA),
   // Port A 1-bit Data Input
.DIB(DIB),
   // Port B 1-bit Data Input
.ENA(ENA),
   // Port A RAM Enable Input
   // Port B RAM Enable Input
.ENB(ENB),
.SSRA(SSRA),
   // Port A Synchronous Set/Reset Input
.SSRB(SSRB),
   // Port B Synchronous Set/Reset Input
.WEA(WEA),
   // Port A Write Enable Input
.WEB(WEB)
   // Port B Write Enable Input
// End of RAMB16_S1_S1_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S1_S18

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 18-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	6							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	X	X	X	X	Х	INIT_A	INIT_A	No Change	No Change
0	0	X	X	X	Х	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		Х	Х	Х	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d ₹)AM(ad =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	Х	Х	X	Х	X	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	X	Х	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	Х	X	RAM(addr)	RAM(ac	d x)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብ ርያ (add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Component	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S1_S18	16384 x 1	-	(13:0)	(0:0)	1	1024 x 16	1024 x 2	(9:0)	(15:0)	(1:0)
(a) Depth x Widt	h									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Wid	tlPort	Da	ta A	Add	res	ses																										
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 2	7 (6 5	4	3 2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2		1	C	
4	4096	<	7				6				5				4				3				2				1		(0		
8	2048	<	3								2								1							()					
16	1024	<	1																0													
32	512	<	0																													

Port Address Mapping for Parity

Parity Width	Port 1	Parity .	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_A, INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=NO_CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB		No eChang	No eChang	No eChang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	X	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	X	X	X	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	X	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	.e Ainny al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>st</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.

Attribute	Type	Allowed Values	Default	Description
SRVAL_A	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	e Ainy al	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.
WRITE_MODE	_ A tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_ B tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM; use UNISIM.vcomponents.all;

```
-- RAMB16_S1_S18: Virtex-II/II-Pro, Spartan-3/3E 16k/1k x 1/16 + 0/2 Parity bits Dual-Port RAM -- Xilinx HDL Libraries Guide, version 10.1

RAMB16_S1_S18_inst : RAMB16_S1_S18
generic map (
INIT_A => "0", -- Value of output RAM registers on Port A at startup
INIT_B => X"00000", -- Value of output RAM registers on Port B at startup
SRVAL_A => "0", -- Port A ouput value upon SSR assertion
SRVAL_B => X"00000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
```

```
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 4095, Port B Address 0 to 255
-- Port A Address 4096 to 8191, Port B Address 256 to 511
-- Port A Address 8192 to 12287, Port B Address 512 to 767
-- Port A Address 12288 to 16383, Port B Address 768 to 1023
```

```
-- The next set of INITP_xx are for the parity bits
-- Port B Address 0 to 255
-- Port B Address 256 to 511
-- Port B Address 512 to 767
-- Port B Address 768 to 1023
port map (
DOA => DOA,
        -- Port A 1-bit Data Output
       -- Port B 16-bit Data Output
DOB => DOB,
DOPB => DOPB,
        -- Port B 2-bit Parity Output
ADDRA => ADDRA,
        -- Port A 14-bit Address Input
ADDRB => ADDRB,
        -- Port B 10-bit Address Input
        -- Port A Clock
CLKA => CLKA,
CLKB => CLKB,
        -- Port B Clock
        -- Port A 1-bit Data Input
DIA => DIA,
DIB => DIB, -- Port B 16-bit Data Input
DIPB => DIPB, -- Port-B 2-bit parity Input
ENA => ENA, -- Port A RAM Enable Input
ENB => ENB, -- Port B RAM Enable Input
SSRA => SSRA, -- Port A Synchronous Set/Reset Input
SSRB => SSRB, -- Port B Synchronous Set/Reset Input
WEA => WEA,
        -- Port A Write Enable Input
WEB => WEB
        -- Port B Write Enable Input
);
-- End of RAMB16_S1_S18_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S1_S18: Spartan-3/3E/3A/3AN/3AD 16k/1k x 1/16 + 0/2 Parity bits Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S1_S18 #(
.INIT_A(1'b0),
            // Value of output RAM registers on Port A at startup
.INIT_B(18'h00000), // Value of output RAM registers on Port B at startup
            // Port A output value upon SSR assertion
.SRVAL_A(1 'b0),
.SRVAL_B(18'h00000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 4095, Port B Address 0 to 255
```

```
// Port A Address 4096 to 8191, Port B Address 256 to 511
// Port A Address 8192 to 12287, Port B Address 512 to 767
// Port A Address 12288 to 16383, Port B Address 768 to 1023
// The next set of INITP_xx are for the parity bits
// Port B Address 0 to 255
```


```
// Port B Address 256 to 511
// Port B Address 512 to 767
// Port B Address 768 to 1023
) RAMB16_S1_S18_inst (
.DOA(DOA),
             // Port A 1-bit Data Output
             // Port B 16-bit Data Output
.DOB(DOB),
            // Port B 2-bit Parity Output
.DOPB(DOPB),
.ADDRA(ADDRA), // Port A 14-bit Address Input
.ADDRB(ADDRB), // Port B 10-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 1-bit Data Input
.DIB(DIB), // Port B 16-bit Data Input
.DIPB(DIPB), // Port-B 2-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Synchronous Set/Reset Input
.WEB(WEA), // Port A Write Enable Input
.WEB(WEB) // Port B Write Enable Input
             // Port B Write Enable Input
.WEB(WEB)
);
// End of RAMB16_S1_S18_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the Spartan-3E Data Sheets.

RAMB16_S1_S2

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 2-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	3							Outputs				
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents	
										Data RAM	Parity RAM	
1	X	X	X	X	X	X	Х	INIT_A	INIT_A	No Change	No Change	
0	0	X	X	X	X	X	Х	No Change	No Change	No No Change		
0	1	1	0		X	Х	Х	SRVAL_A	SRVAL_	ANo Change	lo No	
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	L_ARAM(addR)AM(add =>data =>pdata		
0	1	0	0		addr	X	Х	RAM(addr)	RAM(ac	d x)o Change	No Change	

Inputs								Outputs				
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Contents		
										Data RAM	Parity RAM	
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R AM(add =>pdata	

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	6							Outputs				
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents	
										Data RAM	Parity RAM	
1	X	X	Х	Х	X	Х	Х	INIT_B	INIT_B	No Change	No Change	
0	0	X	Х	Х	X	Х	Х	No Change	No Change	No Change	No No	
0	1	1	0		Χ	Х	Х	SRVAL_B	SRVAL_	BNo Change	No Change	
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(addRAM(=>data =>pda		
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d N)o Change	No Change	

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDRBDIB		DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብዮ)Σ M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A					Port B							
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus		
RAMB16_S1_S2	16384 x 1	-	(13:0)	(0:0)	-	8192 x 2	1	(12:0)	(1:0)	-		
(a)Depth x Width												

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Wid	tlPort	Da	ta A	Add	res	ses																										
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 2	7 (6 5	4	3 2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2		1	C	
4	4096	<	7				6				5				4				3				2				1		(0		
8	2048	<	3								2								1							()					
16	1024	<	1																0													
32	512	<	0																													

Port Address Mapping for Parity

Parity Width	Port 1	Parity .	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=NO_CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No eChang	No eChang	No eChang	X e	Х

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	X	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes			
Inference	Recommended			
Coregen and wizards	Yes			
Macro support	No			

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.

Attribute	Type	Allowed Values	Default	Description
SIM_COLLISIC CHECK	N\$ <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	e Ainy al	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	.eAi ny al	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.
WRITE_MODE	_ S tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM; use UNISIM.vcomponents.all; -- RAMB16_S1_S2: Virtex-II/II-Pro, Spartan-3/3E 16k/8k x 1/2 Dual-Port RAM -- Xilinx HDL Libraries Guide, version 10.1 RAMB16_S1_S2_inst : RAMB16_S1_S2 generic map (INIT_A => "0", -- Value of output RAM registers on Port A at startup INIT_B => X"0", -- Value of output RAM registers on Port B at startup SRVAL_A => "0", -- Port A ouput value upon SSR assertion SRVAL_B => X"0", -- Port B ouput value upon SSR assertion WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL" -- The following INIT_xx declarations specify the initial contents of the RAM Port A Address 0 to 4095, Port B Address 0 to 2047 -- Port A Address 4096 to 8191, Port B Address 2048 to 4095 --Port A Address 8192 to 12287, Port B Address 4095 to 6143

```
-- Port A Address 12288 to 16383, Port B Address 6144 to 8091
port map (
DOA => DOA,
     -- Port A 1-bit Data Output
DOB => DOB,
     -- Port B 2-bit Data Output
ADDRA => ADDRA, -- Port A 14-bit Address Input
ADDRB => ADDRB, -- Port B 13-bit Address Input
CLKA => CLKA, -- Port A Clock
CLKB => CLKB,
     -- Port B Clock
DIA => DIA,
     -- Port A 1-bit Data Input
DIB => DIB,
     -- Port B 2-bit Data Input
    -- Port A RAM Enable Input
-- PortB RAM Enable Input
-- Port A Synchronous Set/Reset Input
-- Port B Synchronous Set/Reset Input
ENA => ENA,
ENB => ENB,
SSRA => SSRA,
SSRB => SSRB,
WEA => WEA,
     -- Port A Write Enable Input
WEB => WEB
     -- Port B Write Enable Input
);
-- End of RAMB16_S1_S2_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S1_S2: Spartan-3/3E/3A/3AN/3AD 16k/8k x 1/2 Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S1_S2 #(
.INIT_A(1 'b0),
         // Value of output RAM registers on Port A at startup
.INIT_B(2'b00),
         // Value of output RAM registers on Port B at startup
.SRVAL_A(1'b0), // Port A output value upon SSR assertion
.SRVAL_B(2'b00), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"),
                  // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 4095, Port B Address 0 to 2047
```

```
// Port A Address 4096 to 8191, Port B Address 2048 to 4095
// Port A Address 8192 to 12287, Port B Address 4095 to 6143
// Port A Address 12288 to 16383, Port B Address 6144 to 8091
) RAMB16_S1_S2_inst (
.DOA(DOA),
 // Port A 1-bit Data Output
 // Port B 2-bit Data Output
.DOB(DOB),
 // Port A 14-bit Address Input
.ADDRA(ADDRA),
```

```
.ADDRB(ADDRB), // Port B 13-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 1-bit Data Input
.DIB(DIB), // Port B 2-bit Data Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Synchronous Set/Reset Input
.WEA(WEA), // Port A Write Enable Input
.WEB(WEB) // Port B Write Enable Input
);


// End of RAMB16_S1_S2_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S1_S36

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 36-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
1	Х	Х	X	X	X	X	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	X	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	Χ	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	X	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	Х	Х	X	X	X	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	X	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብዮ)Σ M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Component	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S1_S36	16384 x 1	-	(13:0)	(0:0)	-	512 x 32	512 x 4	(8:0)	(31:0)	(3:0)
(a) Depth x Widt	h									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Wid	tlPort	Da	ta A	Add	res	ses																										
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 2	7 (5 5	4	3 2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2		1	Q	
4	4096	<	7				6				5				4				3				2			-	1			0	П	
8	2048	<	3								2								1							()				П	
16	1024	<	1																0												П	
32	512	<	0																												П	

Port Address Mapping for Parity

Parity Width	Port 1	Parity .	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_A, INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=NO_CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB		No eChang	No eChang	No eChang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	X	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1	·		DIA	DIB	DIPA	DIPB	X	Χ	X	X	X	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB		No X Change		X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	X	Х

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	X	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	.e &iny al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.

Attribute	Type	Allowed Values	Default	Description
SRVAL_A	Binary/Hexac	eAinyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	.eAi ny al	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.
WRITE_MODE	_ % tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_ B tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM; use UNISIM.vcomponents.all;

```
-- RAMB16_S1_S36: Virtex-II/II-Pro, Spartan-3/3E 16k/512 x 1/32 + 0/4 Parity bits Dual-Port RAM -- Xilinx HDL Libraries Guide, version 10.1

RAMB16_S1_S36_inst : RAMB16_S1_S36

generic map (
INIT_A => "0", -- Value of output RAM registers on Port A at startup
INIT_B => X"000000000", -- Value of output RAM registers on Port B at startup
SRVAL_A => "0", -- Port A ouput value upon SSR assertion
SRVAL_B => X"0000000000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
```

```
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 4095, Port B Address 0 to 127
-- Port A Address 4096 to 8191, Port B Address 128 to 255
-- Port A Address 8192 to 12287, Port B Address 256 to 383
-- Port A Address 12288 to 16383, Port B Address 384 to 512
```

```
-- The next set of INITP_xx are for the parity bits
--Port B Address 0 to 127
-- Port B Address 128 to 255
-- Port B Address 256 to 383
-- Port B Address 384 to 512
port map (
DOA => DOA,
       -- Port A 1-bit Data Output
       -- Port B 32-bit Data Output
DOB => DOB,
DOPB => DOPB,
       -- Port B 4-bit Parity Output
ADDRA => ADDRA, -- Port A 14-bit Address Input
ADDRB => ADDRB, -- Port B 9-bit Address Input
       -- Port A Clock
CLKA => CLKA,
CLKB => CLKB,
       -- Port B Clock
       -- Port A 1-bit Data Input
DIA => DIA,
DIB => DIB,
       -- Port B 32-bit Data Input
DIPB => DIPB, -- Port-B 4-bit parity Input
ENA => ENA, -- Port A RAM Enable Input

FNR -> FNR -- Port R RAM Enable Input
      -- PortB RAM Enable Input
-- Port A Synchronous Set/Reset Input
-- Port B Synchronous Set/Reset Input
ENB => ENB,
SSRA => SSRA,
SSRB => SSRB,
WEA => WEA,
       -- Port A Write Enable Input
WEB => WEB
       -- Port B Write Enable Input
);
-- End of RAMB16_S1_S36_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S1_S36: Spartan-3/3E/3A/3AN/3AD 16k/512 x 1/32 + 0/4 Parity bits Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S1_S36 #(
.INIT_A(1'b0),
               // Value of output RAM registers on Port A at startup
               // Value of output RAM registers on Port B at startup
.INIT_B(36'h00000000),
               // Port A output value upon SSR assertion
.SRVAL_A(1 'b0),
.SRVAL_B(36'h000000000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 4095, Port B Address 0 to 127
```

```
// Port A Address 4096 to 8191, Port B Address 128 to 255
// Port A Address 8192 to 12287, Port B Address 256 to 383
// Port A Address 12288 to 16383, Port B Address 384 to 512
// The next set of INITP_xx are for the parity bits
// Port B Address 0 to 127
```


```
// Port B Address 128 to 255
// Port B Address 256 to 383
// Port B Address 384 to 512
) RAMB16_S1_S36_inst (
.DOA(DOA),
          // Port A 1-bit Data Output
.DOB(DOB),
         // Port B 32-bit Data Output
.DOPB(DOPB),
         // Port B 4-bit Parity Output
.ADDRA(ADDRA), // Port A 14-bit Address Input
.ADDRB(ADDRB), // Port B 9-bit Address Input
        // Port A Clock
.CLKA(CLKA),
         // Port B Clock
.CLKB(CLKB),
         // Port A 1-bit Data Input
.DIA(DIA),
        // Port B 32-bit Data Input
.DIB(DIB),
.DIPB(DIPB), // Port-B 4-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
        // Port A Synchronous Set/Reset Input
.SSRA(SSRA),
.SSRB(SSRB),
         // Port B Synchronous Set/Reset Input
.WEA(WEA),
          // Port A Write Enable Input
         // Port B Write Enable Input
.WEB(WEB)
);
// End of RAMB16_S1_S36_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S1_S4

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 4-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	6							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	X	X	X	X	X	INIT_A	INIT_A	No Change	No Change
0	0	X	X	Х	Х	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R) AM(add =>pdata
0	1	0	0		addr	X	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	Х	Х	Х	Х	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	X X :		Х	No Change	No Change	No Change	No Change
0	1	1	0		Χ	X	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብዮ)Σ M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S1_S4	16384 x 1	-	(13:0)	(0:0)	-	4096 x 4	-	(11:0)	(3:0)	-
(a)Depth x Width	ı									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address M	apping	for	Data
----------------	--------	-----	------

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5 5	4 3	3 2	1 0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2		L	C
4	4096	<	7				6				5				4				3				2			1			()	
8	2048	<	3								2								1							0)				
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No e Chang	No eChang	No eChang	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	X	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAi ny al	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	eAi ny al	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Type	Allowed Values	Default	Description
WRITE_MODE	_ A tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

use UNISIM.vcomponents.all;

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
-- RAMB16_S1_S4: Virtex-II/II-Pro, Spartan-3/3E 16k/4k x 1/4 Dual-Port RAM -- Xilinx HDL Libraries Guide, version 10.1
```

```
RAMB16_S1_S4_inst : RAMB16_S1_S4
generic map (
INIT_A => "0", -- Value of output RAM registers on Port A at startup
INIT_B => X"0", -- Value of output RAM registers on Port B at startup
SRVAL_A => "0", -- Port A ouput value upon SSR assertion SRVAL_B => X"0", -- Port B ouput value upon SSR assertion WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 4095, Port B Address 0 to 1023
```

```
-- Port A Address 4096 to 8191, Port B Address 1024 to 2047
-- Port A Address 8192 to 12287, Port B Address 2048 to 3071
-- Port A Address 12288 to 16383, Port B Address 3072 to 4095
port map (
DOA => DOA.
 -- Port A 1-bit Data Output
 -- Port B 4-bit Data Output
DOB => DOB.
ADDRA => ADDRA,
 -- Port A 14-bit Address Input
ADDRB => ADDRB,
 -- Port B 12-bit Address Input
CLKA => CLKA,
 -- Port A Clock
CLKB => CLKB,
 -- Port B Clock
DIA => DIA,
 -- Port A 1-bit Data Input
DIB => DIB,
 -- Port B 4-bit Data Input
```

```
ENA => ENA, -- Port A RAM Enable Input
ENB => ENB, -- PortB RAM Enable Input
SSRA => SSRA, -- Port A Synchronous Set/Reset Input
SSRB => SSRB, -- Port B Synchronous Set/Reset Input
WEA => WEA, -- Port A Write Enable Input
WEB => WEB -- Port B Write Enable Input
);

-- End of RAMB16_S1_S4_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S1_S4: Spartan-3/3E/3A/3AN/3AD 16k/4k x 1/4 Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S1_S4 #(
.INIT_A(1'b0), // Value of output RAM registers on Port A at startup .INIT_B(4'h0), // Value of output RAM registers on Port B at startup
.SRVAL_A(1'b0), // Port A output value upon SSR assertion
.SRVAL_B(4'h0), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"),
       // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 4095, Port B Address 0 to 1023
// Port A Address 4096 to 8191, Port B Address 1024 to 2047
// Port A Address 8192 to 12287, Port B Address 2048 to 3071
```


```
// Port A Address 12288 to 16383, Port B Address 3072 to 4095
) RAMB16_S1_S4_inst (
   // Port A 1-bit Data Output
.DOA(DOA),
.DOB(DOB),
   // Port B 4-bit Data Output
.ADDRA(ADDRA),
   // Port A 14-bit Address Input
   // Port B 12-bit Address Input
.ADDRB(ADDRB),
.CLKA(CLKA),
   // Port A Clock
.CLKB(CLKB),
   // Port B Clock
.DIA(DIA),
   // Port A 1-bit Data Input
.DIB(DIB),
   // Port B 4-bit Data Input
   // Port A RAM Enable Input
.ENA(ENA),
   // Port B RAM Enable Input
.ENB(ENB).
   // Port A Synchronous Set/Reset Input
.SSRA(SSRA),
.SSRB(SSRB),
   // Port B Synchronous Set/Reset Input
.WEA(WEA),
   // Port A Write Enable Input
.WEB(WEB)
   // Port B Write Enable Input
// End of RAMB16_S1_S4_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S1_S9

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 1-bit and 9-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	5							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	X	X	X	X	X	INIT_A	INIT_A	No Change	No Change
0	0	X	X	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	Х	Х	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	6							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	Х	Х	Х	Х	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0		Х	X	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብ ርያ (add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5	4 3	2 :	1 0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2	1	(0
4	4096	<	7				6				5				4				3				2			1			0		
8	2048	<	3								2								1							0)				
16	1024	\	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=NO_CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No eChang	No eChang	No e Chang	X e	Х

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	X

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	X

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	e Ainry al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAi ny al	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	№ <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Type	Allowed Values	Default	Description
WRITE_MODE	_ % tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- RAMB16_S1_S9: Virtex-II/II-Pro, Spartan-3/3E 16k/2k x 1/8 + 0/1 Parity bit Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S1_S9_inst : RAMB16_S1_S9
generic map (
INIT_A => "0", -- Value of output RAM registers on Port A at startup
INIT_B => X"000", -- Value of output RAM registers on Port B at startup
SRVAL_A => "0", -- Port A ouput value upon SSR assertion
SRVAL B => X"000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 4095, Port B Address 0 to 511
```

```
-- Port A Address 4096 to 8191, Port B Address 512 to 1023
-- Port A Address 8192 to 12287, Port B Address 1024 to 1535
-- Port A Address 12288 to 16383, Port B Address 1535 to 2047
-- The next set of INITP_xx are for the parity bits
-- Port B Address 0 to 511
-- Port B Address 512 to 1023
Port B Address 1024 to 1535
```

```
-- Port B Address 1535 to 2047
port map (
DOA => DOA,
            -- Port A 1-bit Data Output
DOB => DOB,
           -- Port B 8-bit Data Output
DOPB => DOPB,
            -- Port B 1-bit Parity Output
            -- Port A 14-bit Address Input
ADDRA => ADDRA,
ADDRB => ADDRB, -- Port B 11-bit Address Input
            -- Port A Clock
CLKA => CLKA,
CLKB => CLKB,
            -- Port B Clock
DIA => DIA,
            -- Port A 1-bit Data Input
DIB => DIB,
           -- Port B 8-bit Data Input
DIPB => DIPB,
          -- Port-B 1-bit parity Input
ENA => ENA,
            -- Port A RAM Enable Input
ENB => ENB,
            -- PortB RAM Enable Input
           -- Port A Synchronous Set/Reset Input
SSRA => SSRA,
SSRB => SSRB,
           -- Port B Synchronous Set/Reset Input
WEA => WEA,
           -- Port A Write Enable Input
WEB => WEB
            -- Port B Write Enable Input
);
-- End of RAMB16_S1_S9_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S1_S9: Spartan-3/3E/3A/3AN/3AD 16k/2k x 1/8 + 0/1 Parity bit Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S1_S9 #(
.INIT_A(1'b0),
     // Value of output RAM registers on Port A at startup
     // Value of output RAM registers on Port B at startup
.INIT_B(9'h000),
.SRVAL A(1 'b0).
     // Port A output value upon SSR assertion
.SRVAL_B(9 h000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 4095, Port B Address 0 to 511
// Port A Address 4096 to 8191, Port B Address 512 to 1023
```

```
// Port A Address 8192 to 12287, Port B Address 1024 to 1535
// Port A Address 12288 to 16383, Port B Address 1535 to 2047
// The next set of INITP_xx are for the parity bits
// Port B Address 0 to 511
// Port B Address 512 to 1023
// Port B Address 1024 to 1535
// Port B Address 1535 to 2047
) RAMB16_S1_S9_inst (
.DOA(DOA),
 // Port A 1-bit Data Output
.DOB(DOB),
 // Port B 8-bit Data Output
 // Port B 1-bit Parity Output
.DOPB(DOPB),
 // Port A 14-bit Address Input
.ADDRA(ADDRA),
```

```
.ADDRB(ADDRB), // Port B 11-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 1-bit Data Input
.DIB(DIB), // Port B 8-bit Data Input
.DIPB(DIPB), // Port-B 1-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Synchronous Set/Reset Input
.WEA(WEA), // Port A Write Enable Input
.WEB(WEB) // Port B Write Enable Input
);


// End of RAMB16_S1_S9_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S18_S18

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 18-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	6						•	Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
1	X	Х	X	X	X	X	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	X	X	X	X	X	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d x)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Changel RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	Х	X	X	Х	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	X	X	X	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	dR)&M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S18_S1	81024 x 16	1024 x 2	(9:0)	(15:0)	(1:0)	1024 x 16	1024 x 2	(9:0)	(15:0)	(1:0)
(a)Depth x Width	ì									

Port Descriptions

Port A						Port B				
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S1_S2	16384 x 1	-	(13:0)	(0:0)	-	8192 x 2	1	(12:0)	(1:0)	-
(a)Depth x Width	ı									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data

			, ,																													
Data Wid	tlPort	Da	ta A	dd	res	ses	_													_				_		a			=			
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3	2	1 0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	,	3	2		1		C
4	4096	<	7				6				5				4				3				2				1			0		
8	2048	<	3								2								1							(0					
16	1024	<	1																0													
32	512	<	0																													

Port Address Mapping for Parity

Parity Width	Port 1	Parity .	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=NO_CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1			DIA	DIB	DIPA	DIPB	Χ	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No e Chang	No eChang	No e Chang	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Х

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	X	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	le Ainny al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	eAinny al	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.

Attribute	Type	Allowed Values	Default	Description
SRVAL_A	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	e Ainy al	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.
WRITE_MODE	_9atring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_ B tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM; use UNISIM.vcomponents.all;

```
-- RAMB16_S18_S18: Virtex-II/II-Pro, Spartan-3/3E 1k x 16 + 2 Parity bits Dual-Port RAM -- Xilinx HDL Libraries Guide, version 10.1

RAMB16_S18_S18_inst : RAMB16_S18_S18
```

```
generic map (
INIT_A => X"00000", -- Value of output RAM registers on Port A at startup
INIT_B => X"00000", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"00000", -- Port A ouput value upon SSR assertion
SRVAL_B => X"00000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
```

```
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The follosing INIT_xx declarations specify the intiial contents of the RAM
-- Address 0 to 255
-- Address 256 to 511
-- Address 512 to 767
-- Address 768 to 1023
```

```
-- The next set of INITP_xx are for the parity bits
-- Address 0 to 255
-- Address 256 to 511
-- Address 512 to 767
-- Address 768 to 1023
port map (
DOA => DOA,
       -- Port A 16-bit Data Output
DOB => DOB,
       -- Port B 16-bit Data Output
DOPA => DOPA,
       -- Port A 2-bit Parity Output
DOPB => DOPB,
       -- Port B 2-bit Parity Output
ADDRA => ADDRA,
       -- Port A 10-bit Address Input
ADDRB => ADDRB, -- Port B 10-bit Address Input
CLKA => CLKA,
       -- Port A Clock
CLKB => CLKB,
       -- Port B Clock
DIA => DIA,
       -- Port A 16-bit Data Input
DIB => DIB,
       -- Port B 16-bit Data Input
DIPA => DIPA,
       -- Port A 2-bit parity Input
DIPB => DIPB,
       -- Port-B 2-bit parity Input
      -- Port A RAM Enable Input
ENA => ENA,
      -- PortB RAM Enable Input
ENB => ENB,
SSRA => SSRA,
       -- Port A Synchronous Set/Reset Input
SSRB => SSRB,
       -- Port B Synchronous Set/Reset Input
WEA => WEA,
       -- Port A Write Enable Input
WEB => WEB
       -- Port B Write Enable Input
);
-- End of RAMB16_S18_S18_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S18_S18: Virtex-II/II-Pro, Spartan-3/3E 1k x 16 + 2 Parity bits Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S18_S18 #(
.INIT_A(18'h00000), // Value of output RAM registers on Port A at startup
.INIT_B(18'h00000), // Value of output RAM registers on Port B at startup
.SRVAL_A(18'h00000), // Port A output value upon SSR assertion
.SRVAL_B(18 h00000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE .WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"),
                     // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Address 0 to 255
```

```
// Address 256 to 511
// Address 512 to 767
. \\ \texttt{INIT} \\ 27 (256 \text{ 'h0000} \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -0000 \\ -
// Address 768 to 1023
// The next set of INITP_xx are for the parity bits
```


```
// Address 0 to 255
  // Address 256 to 511
  // Address 512 to 767
  // Address 768 to 1023
  ) RAMB16_S18_S18_inst (
  .DOA(DOA),
                                // Port A 16-bit Data Output
  .DOB(DOB),
                                 // Port B 16-bit Data Output
                             // Port A 2-bit Parity Output
  .DOPB(DOPB), // Port B 2-bit Parity Output .ADDRA(ADDRA), // Port A 10-bit 23
                                  // Port A 10-bit Address Input
.ADDRB(ADDRB),
.CLKA(CLKA),
.CLKB(CLKB),
.DIA(DIA),
.DIB(DIB),
.DIPA(DIPA),
.DIPB(DIPB),
.ENA(ENA),
.ENB(ENB),
.MARCHARD A Clock
.Clock
.Marchard B Clock
.DIA(DIA)
.Marchard B Clock
.Marchard B Clock
.DIA(DIA)
.Marchard B Clock
.M
  .ADDRB(ADDRB),
                                   // Port B 10-bit Address Input
  .SSRA(SSRA), // Port A Synchronous Set/Reset Input
  .SSRB(SSRB),
                                // Port B Synchronous Set/Reset Input
  .WEA(WEA),
                                 // Port A Write Enable Input
  .WEB(WEB)
                                   // Port B Write Enable Input
  );
  // End of RAMB16_S18_S18_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the Spartan-3E Data Sheets.

RAMB16_S18_S36

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 18-bit and 36-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	5				Outputs						
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	Х	X	X	Х	X	INIT_A	INIT_A	No Change	No Change
0	0	X	Х	Х	X	Х	X	No Change	No Change	No Change	No Change
0	1	1	0		X	Х	Х	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d x)o Change	No Change

Inputs						Outputs					
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3				Outputs						
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	Х	X	Х	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	X	Х	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		Χ	X	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	X	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs					Outputs						
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	d R)X M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A					Port B						
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	
RAMB16_S18_S3	61024 x 16	1024 x 2	(9:0)	(15:0)	(1:0)	512 x 32	512 x 4	(8:0)	(31:0)	(3:0)	
(a)Depth x Width	1										

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address M	apping	for	Data
----------------	--------	-----	------

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5 5	4 3	3 2	1 0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2		L	C
4	4096	<	7				6				5				4				3				2			1			()	
8	2048	<	3								2								1							0)				
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X	No Change	X	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Change	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	No e Chang	No eChange	No e Chang	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM			No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	X

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	X

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	.e Ainny al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	.eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Type	Allowed Values	Default	Description
WRITE_MODE	_ S tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_ B tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM; use UNISIM.vcomponents.all;

```
-- RAMB16_S18_S36: Virtex-II/II-Pro, Spartan-3/3E 1k/512 x 16/32 + 2/4 Parity bits Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1

RAMB16_S18_S36_inst : RAMB16_S18_S36
generic map (
INIT_A => X"000000", -- Value of output RAM registers on Port A at startup
INIT_B => X"0000000000", -- Value of output RAM registers on Port B at startup
```

```
-- Port A Address 256 to 511, Port B Address 128 to 255
-- Port A Address 512 to 767, Port B Address 256 to 383
-- Port A Address 768 to 1023, Port B Address 384 to 511
-- The next set of INITP_xx are for the parity bits
-- Port A Address 0 to 255, Port B Address 0 to 127
-- Port A Address 256 to 511, Port B Address 128 to 255
-- Port A Address 512 to 767, Port B Address 256 to 383
```

```
-- Port A Address 768 to 1023, Port B Address 384 to 511
port map (
DOA => DOA,
               -- Port A 16-bit Data Output
DOB => DOB,
               -- Port B 32-bit Data Output
DOPA => DOPA,
               -- Port A 2-bit Parity Output
DOPB => DOPB,
               -- Port B 4-bit Parity Output
ADDRA => ADDRA,
               -- Port A 10-bit Address Input
              -- Port B 9-bit Address Input
ADDRB => ADDRB,
CLKA => CLKA,
              -- Port A Clock
CLKB => CLKB,
               -- Port B Clock
DIB => DIB, -- Port B 32-bit Data Input
DIPA => DIPA, -- Port A 2-bit parity Input
DIPB => DIPB, -- Port-B 4-bit parity
ENA => ENA.
              -- Port A RAM Enable Input
              -- PortB RAM Enable Input
ENB => ENB,
SSRA => SSRA,
              -- Port A Synchronous Set/Reset Input
SSRB => SSRB,
              -- Port B Synchronous Set/Reset Input
WEA => WEA,
               -- Port A Write Enable Input
WEB => WEB
               -- Port B Write Enable Input
);
-- End of RAMB16_S18_S36_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S18_S36: Virtex-II/II-Pro, Spartan-3/3E 1k/512 \times 16/32 + 2/4 Parity bits Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S18_S36 #(
.INIT_A(18 'h00000),
                                      // Value of output RAM registers on Port A at startup
.INIT_B(36 'h000000000),
                                    // Value of output RAM registers on Port B at startup
.SRVAL_A(18 'h00000),
                                      // Port A output value upon SSR assertion
.SRVAL_B(36 ^{\circ}h000000000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
                                              // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
.SIM_COLLISION_CHECK("ALL"),
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 255, Port B Address 0 to 127
.INIT\_0A(256\ horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horsele
// Port A Address 256 to 511, Port B Address 128 to 255
```

```
// Port A Address 512 to 767, Port B Address 256 to 383
// Port A Address 768 to 1023, Port B Address 384 to 511
// The next set of INITP_xx are for the parity bits
// Port A Address 0 to 255, Port B Address 0 to 127
// Port A Address 256 to 511, Port B Address 128 to 255
// Port A Address 512 to 767, Port B Address 256 to 383
// Port A Address 768 to 1023, Port B Address 384 to 511
) RAMB16_S18_S36_inst (
 // Port A 16-bit Data Output
.DOA(DOA),
 // Port B 32-bit Data Output
.DOB(DOB),
```


```
.DOPA(DOPA), // Port A 2-bit Parity Output
.DOPB(DOPB), // Port B 4-bit Parity Output
.ADDRA(ADDRA), // Port A 10-bit Address Input
.ADDRB(ADDRB), // Port B 9-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 16-bit Data Input
.DIB(DIB), // Port B 32-bit Data Input
.DIPA(DIPA), // Port A 2-bit parity Input
.DIPB(DIPB), // Port A 4-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Synchronous Set/Reset Input
.WEA(WEA), // Port B Write Enable Input
.WEB(WEB) // Port B Write Enable Input
.Y End of RAMB16_S18_S36_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S2_S2

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
1	Х	Х	X	X	X	X	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	X	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	Х	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R) AM(add =>pdata
0	1	0	0		addr	X	X	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	Х	Х	Х	Х	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		Χ	Х	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብ ርያ (add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S2_S2	8192 x 2	-	(12:0)	(1:0)	-	8192 x 2	1	(12:0)	(1:0)	-
(a)Depth x Width	1									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address	Mapping	for	Data
--------------	---------	-----	------

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5 5	4 3	3 2	1 0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2		L	C
4	4096	<	7				6				5				4				3				2			1			()	
8	2048	<	3								2								1							0)				
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_A, INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM			No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	X

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Х

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Change	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	X	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	№ <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	.eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Type	Allowed Values	Default	Description
WRITE_MODE	_ A tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- RAMB16_S2_S2: Virtex-II/II-Pro, Spartan-3/3E 8k x 2 Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S2_S2_inst : RAMB16_S2_S2
generic map (
INIT_A => X"0", -- Value of output RAM registers on Port A at startup
INIT_B => X"0", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"0", -- Port A ouput value upon SSR assertion
SRVAL_B => X"0", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Address 0 to 2047
```

```
-- Address 2048 to 4095
-- Address 4096 to 6143
-- Address 6143 to 8191
port map (
DOA => DOA.
 -- Port A 2-bit Data Output
 -- Port B 2-bit Data Output
DOB => DOB.
ADDRA => ADDRA,
 -- Port A 13-bit Address Input
ADDRB => ADDRB,
 -- Port B 13-bit Address Input
CLKA => CLKA,
 -- Port A Clock
CLKB => CLKB,
 -- Port B Clock
 -- Port A 2-bit Data Input
DIA => DIA,
DIB => DIB,
 -- Port B 2-bit Data Input
```

Verilog Instantiation Template

```
// RAMB16_S2_S2: Spartan-3/3E/3A/3AN/3AD 8k x 2 Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S2_S2 #(
.INIT_A(2'b00),
   // Value of output RAM registers on Port A at startup
   // Value of output RAM registers on Port B at startup
.INIT_B(2'b00),
.SRVAL_A(2'b00), // Port A output value upon SSR assertion
.SRVAL_B(2'b00), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// Address 0 to 2047
// Address 2048 to 4095
// Address 4096 to 6143
```


```
// Address 6143 to 8191
) RAMB16_S2_S2_inst (
.DOA(DOA),
   // Port A 2-bit Data Output
.DOB(DOB),
   // Port B 2-bit Data Output
   // Port A 13-bit Address Input
.ADDRA(ADDRA),
   // Port B 13-bit Address Input
.ADDRB(ADDRB),
   // Port A Clock
.CLKA(CLKA),
.CLKB(CLKB),
   // Port B Clock
.DIA(DIA),
   // Port A 2-bit Data Input
.DIB(DIB),
   // Port B 2-bit Data Input
.ENA(ENA),
   // Port A RAM Enable Input
   // Port B RAM Enable Input
.ENB(ENB),
   // Port A Synchronous Set/Reset Input
.SSRA(SSRA),
.SSRB(SSRB),
   // Port B Synchronous Set/Reset Input
.WEA(WEA),
   // Port A Write Enable Input
.WEB(WEB)
   // Port B Write Enable Input
);
// End of RAMB16_S2_S2_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S2_S36

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 36-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	3							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	X	X	X	Х	X	INIT_A	INIT_A	No Change	No Change
0	0	Х	X	X	X	Х	X	No Change	No Change	No Change	No Change
0	1	1	0		X	Х	Х	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d x)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	Х	X	X	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	X	Х	X	X	X	Х	No Change	No Change	No No	
0	1	1	0		X	X	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብ ርያ (add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S2_S36	8192 x 2	-	(12:0)	(1:0)	-	512 x 32	512 x 4	(8:0)	(31:0)	(3:0)
(a)Depth x Width	1									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address M	apping	for	Data
----------------	--------	-----	------

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5 5	4 3	3 2	1 0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2		L	C
4	4096	<	7				6				5				4				3				2			1			()	
8	2048	<	3								2								1							0)				
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_A, INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE MODE A and WRITE MODE B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Change	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	X	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAi ny al	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	le Ainny al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Туре	Allowed Values	Default	Description
WRITE_MODE	_ A tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- RAMB16_S2_S36: Virtex-II/II-Pro, Spartan-3/3E 8k/512 x 2/32 + 0/4 Parity bits Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S2_S36_inst : RAMB16_S2_S36
generic map (
INIT_A => X"0", -- Value of output RAM registers on Port A at startup
INIT_B => X"000000000", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"0", -- Port A ouput value upon SSR assertion
SRVAL_B => X"000000000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 2047, Port B Address 0 to 127
```

```
-- Port A Address 2048 to 4095, Port B Address 128 to 255
-- Port A Address 4096 to 6143, Port B Address 256 to 383
-- Port A Address 6144 to 8191, Port B Address 384 to 511
-- The next set of INITP_xx are for the parity bits
-- Port B Address 0 to 127
-- Port B Address 128 to 255
-- Port B Address 256 to 383
```

```
-- Port B Address 384 to 511
DOA => DOA,
            -- Port A 2-bit Data Output
DOB => DOB,
           -- Port B 32-bit Data Output
DOPB => DOPB,
            -- Port B 4-bit Parity Output
            -- Port A 13-bit Address Input
ADDRA => ADDRA,
ADDRB => ADDRB, -- Port B 9-bit Address Input
            -- Port A Clock
CLKA => CLKA,
CLKB => CLKB,
            -- Port B Clock
DIA => DIA,
           -- Port A 2-bit Data Input
DIB => DIB,
           -- Port B 32-bit Data Input
DIPB => DIPB, -- Port-B 4-bit parity Input
ENA => ENA, -- Port A RAM Enable Input
ENB => ENB,
            -- PortB RAM Enable Input
           -- Port A Synchronous Set/Reset Input
SSRA => SSRA,
SSRB => SSRB,
           -- Port B Synchronous Set/Reset Input
WEA => WEA,
           -- Port A Write Enable Input
WEB => WEB
           -- Port B Write Enable Input
);
-- End of RAMB16_S2_S36_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S2_S36: Spartan-3/3E/3A/3AN/3AD 8k/512 x 2/32 + 0/4 Parity bits Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S2_S36 #(
.INIT_A(2'b00),
        // Value of output RAM registers on Port A at startup
.INIT_B(36'h000000000),
        \ensuremath{//} Value of output RAM registers on Port B at startup
.SRVAL_A(2'b00),
        // Port A output value upon SSR assertion
.SRVAL_B(36'h000000000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 2047, Port B Address 0 to 127
// Port A Address 2048 to 4095, Port B Address 128 to 255
```

```
// Port A Address 4096 to 6143, Port B Address 256 to 383
// Port A Address 6144 to 8191, Port B Address 384 to 511
// The next set of INITP_xx are for the parity bits
// Port B Address 0 to 127
// Port B Address 128 to 255
// Port B Address 256 to 383
// Port B Address 384 to 511
) RAMB16_S2_S36_inst (
.DOA(DOA),
 // Port A 2-bit Data Output
.DOB(DOB),
 // Port B 32-bit Data Output
 // Port B 4-bit Parity Output
.DOPB(DOPB),
 // Port A 13-bit Address Input
.ADDRA(ADDRA),
```

```
.ADDRB(ADDRB), // Port B 9-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 2-bit Data Input
.DIB(DIB), // Port B 32-bit Data Input
.DIPB(DIPB), // Port-B 4-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Synchronous Set/Reset Input
.WEA(WEA), // Port A Write Enable Input
.WEB(WEB) // Port B Write Enable Input
);


// End of RAMB16_S2_S36_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S2_S4

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 4-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	,							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	Х	X	X	X	X	X	INIT_A	INIT_A	No Change	No Change
0	0	Χ	X	Х	X	X	X	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R) AM(add =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d x)o Change	No Change

Inputs						Outputs						
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Contents		
										Data RAM	Parity RAM	
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata	

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	Х	Х	Х	Х	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	Х	Х	Х	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs						Outputs					
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM Contents	
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብዮ)Σ M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A			Port B							
Design Element	Data Cells (a)	Parity Cells (a)	Address Bus	Data Bus	Parity Bus	Data Cells (a)	Parity Cells (a)	Address Bus	Data Bus	Parity Bus
RAMB16_S2_S4	8192 x 2	-	(12:0)	(1:0)	-	4096 x 4	-	(11:0)	(3:0)	-
(a) Depth x Width										

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5	4 3	2 :	1 0
2	8192	\	15		14		13		12		11		10		9		8		7		6		5		4	3		2	1	(0
4	4096	\	7				6				5				4				3				2			1			0		
8	2048	\	3								2								1							0					
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE MODE A and WRITE MODE B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X	No Chang	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	.e Ainny al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	\\$ <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	.eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	.eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Туре	Allowed Values	Default	Description
WRITE_MODE	_ A tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- RAMB16_S2_S4: Virtex-II/II-Pro, Spartan-3/3E 8k/4k x 2/4 Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S2_S4_inst : RAMB16_S2_S4
generic map (
INIT_A => X"0", -- Value of output RAM registers on Port A at startup
INIT_B => X"0", -- Value of output RAM registers on Port B at startup SRVAL_A => X"0", -- Port A ouput value upon SSR assertion SRVAL_B => X"0", -- Port B ouput value upon SSR assertion WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 2047, Port B Address 0 to 1023
```

```
-- Port A Address 2048 to 4095, Port B Address 1024 to 2047
-- Port A Address 4096 to 6143, Port B Address 2048 to 3071
-- Port A Address 6144 to 8191, Port B Address 3072 to 4095
port map (
DOA => DOA.
 -- Port A 2-bit Data Output
DOB => DOB.
 -- Port B 4-bit Data Output
ADDRA => ADDRA,
 -- Port A 13-bit Address Input
ADDRB => ADDRB,
 -- Port B 12-bit Address Input
CLKA => CLKA,
 -- Port A Clock
CLKB => CLKB,
 -- Port B Clock
DIA => DIA,
 -- Port A 2-bit Data Input
DIB => DIB,
 -- Port B 4-bit Data Input
```

```
ENA => ENA, -- Port A RAM Enable Input
ENB => ENB, -- Port B RAM Enable Input
SSRA => SSRA, -- Port A Synchronous Set/Reset Input
SSRB => SSRB, -- Port B Synchronous Set/Reset Input
WEA => WEA, -- Port A Write Enable Input
WEB => WEB -- Port B Write Enable Input
);

-- End of RAMB16_S2_S4_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S2_S4: Spartan-3/3E/3A/3AN/3AD 8k/4k x 2/4 Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S2_S4 #(
.INIT_A(2'b00), \ //\ Value of output RAM registers on Port A at startup
    \ensuremath{//} Value of output RAM registers on Port B at startup
.INIT_B(4 'h0),
.SRVAL_A(2'b00), // Port A output value upon SSR assertion
.SRVAL_B(4'h0), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"),
       // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 2047, Port B Address 0 to 1023
// Port A Address 2048 to 4095, Port B Address 1024 to 2047
// Port A Address 4096 to 6143, Port B Address 2048 to 3071
```


```
// Port A Address 6144 to 8191, Port B Address 3072 to 4095
) RAMB16_S2_S4_inst (
   // Port A 2-bit Data Output
.DOA(DOA),
.DOB(DOB),
   // Port B 4-bit Data Output
.ADDRA(ADDRA),
   // Port A 13-bit Address Input
   // Port B 12-bit Address Input
.ADDRB(ADDRB),
.CLKA(CLKA),
   // Port A Clock
.CLKB(CLKB),
   // Port B Clock
.DIA(DIA),
   // Port A 2-bit Data Input
.DIB(DIB),
   // Port B 4-bit Data Input
   // Port A RAM Enable Input
.ENA(ENA),
   // Port B RAM Enable Input
.ENB(ENB).
   // Port A Synchronous Set/Reset Input
.SSRA(SSRA),
.SSRB(SSRB),
   // Port B Synchronous Set/Reset Input
.WEA(WEA),
   // Port A Write Enable Input
.WEB(WEB)
   // Port B Write Enable Input
// End of RAMB16_S2_S4_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S2_S9

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 2-bit and 9-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
1	Х	Х	X	X	X	X	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	X	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R) AM(add =>pdata
0	1	0	0		addr	X	X	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	Х	X	X	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	X	Х	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		Χ	X	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	Х	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	d R)X M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S2_S9	8192 x 2	-	(12:0)	(1:0)	-	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)
(a)Depth x Width	ı									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address Mapping for Data	Port A	Address	Мар	ping	for	Data
-------------------------------	--------	---------	-----	------	-----	------

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5	4 3	2 :	1 0
2	8192	\	15		14		13		12		11		10		9		8		7		6		5		4	3		2	1	(0
4	4096	\	7				6				5				4				3				2			1			0		
8	2048	\	3								2								1							0					
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_A, INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE MODE A and WRITE MODE B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM			No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	X

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Х

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	№ <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	eAi ny al	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Type	Allowed Values	Default	Description
WRITE_MODE	_ % tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_ B tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- RAMB16_S2_S9: Virtex-II/II-Pro, Spartan-3/3E 8k/2k x 2/8 + 0/1 Parity bit Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S2_S9_inst : RAMB16_S2_S9
generic map (
INIT_A => X"0",
       -- Value of output RAM registers on Port A at startup
INIT_B => X"000", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"0", -- Port A ouput value upon SSR assertion
SRVAL B => X"000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 2047, Port B Address 0 to 511
```

```
-- Port A Address 2048 to 4095, Port B Address 512 to 1023
-- Port A Address 4096 to 6143, Port B Address 1024 to 1535
-- Port A Address 6144 to 8191, Port B Address 1536 to 2047
-- The next set of INITP_xx are for the parity bits
-- Port B Address 0 to 511
-- Port B Address 512 to 1023
-- Port B Address 1024 to 1535
```

```
-- Port A Address 6144 to 8191, Port B Address 1536 to 2047
port map (
DOA => DOA,
            -- Port A 2-bit Data Output
DOB => DOB,
           -- Port B 8-bit Data Output
DOPB => DOPB,
            -- Port B 1-bit Parity Output
            -- Port A 13-bit Address Input
ADDRA => ADDRA,
ADDRB => ADDRB, -- Port B 11-bit Address Input
            -- Port A Clock
CLKA => CLKA,
CLKB => CLKB,
            -- Port B Clock
DIA => DIA,
            -- Port A 2-bit Data Input
DIB => DIB,
           -- Port B 8-bit Data Input
DIPB => DIPB, -- Port-B 1-bit parity Input
ENA => ENA, -- Port A RAM Enable Input
ENB => ENB,
            -- PortB RAM Enable Input
           -- Port A Synchronous Set/Reset Input
SSRA => SSRA,
SSRB => SSRB,
           -- Port B Synchronous Set/Reset Input
           -- Port A Write Enable Input
WEA => WEA,
WEB => WEB
           -- Port B Write Enable Input
);
-- End of RAMB16_S2_S9_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S2_S9: Spartan-3/3E/3A/3AN/3AD 8k/2k x 2/8 + 0/1 Parity bit Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S2_S9 #(
.INIT_A(2'b00),
     // Value of output RAM registers on Port A at startup
.INIT_B(9'h000),
     // Value of output RAM registers on Port B at startup
.SRVAL_A(2'b00), // Port A output value upon SSR assertion
.SRVAL_B(9 h000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 2047, Port B Address 0 to 511
// Port A Address 2048 to 4095, Port B Address 512 to 1023
```

```
// Port A Address 4096 to 6143, Port B Address 1024 to 1535
// Port A Address 6144 to 8191, Port B Address 1536 to 2047
// The next set of INITP_xx are for the parity bits
// Port B Address 0 to 511
// Port B Address 512 to 1023
// Port B Address 1024 to 1535
// Port A Address 6144 to 8191, Port B Address 1536 to 2047
) RAMB16_S2_S9_inst (
.DOA(DOA),
 // Port A 2-bit Data Output
.DOB(DOB),
 // Port B 8-bit Data Output
 // Port B 1-bit Parity Output
.DOPB(DOPB),
 // Port A 13-bit Address Input
.ADDRA(ADDRA),
```

```
.ADDRB(ADDRB), // Port B 11-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 2-bit Data Input
.DIB(DIB), // Port B 8-bit Data Input
.DIPB(DIPB), // Port-B 1-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Synchronous Set/Reset Input
.WEA(WEA), // Port A Write Enable Input
.WEB(WEB) // Port B Write Enable Input
);


// End of RAMB16_S2_S9_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S36_S36

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with Two 36-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	1							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	Х	X	X	X	X	X	INIT_A	INIT_A	No Change	No Change
0	0	Χ	X	X	Χ	X	X	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(ad =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	Х	X	X	X	Х	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	X	X	X	Х	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	X	Х	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብ ርያ (add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S36_S3	6512 x 32	512 x 4	(8:0)	(31:0)	(3:0)	512 x 32	512 x 4	(8:0)	(31:0)	(3:0)
(a)Depth x Width	1									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

Port Address Mapping for Data

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5	4 3	2 1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3		2	1	C	
4	4096	<	7				6				5				4				3				2			1			0		
8	2048	<	3								2								1							0					
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_A, INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM			No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1		_	DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	X

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	X

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Change	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	X	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA DOPB		Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	X	No Chang	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	e Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	№ <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	.eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Туре	Allowed Values	Default	Description
WRITE_MODE	_ S tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- RAMB16_S36_S36: Virtex-II/II-Pro, Spartan-3/3E 512 x 32 + 4 Parity bits Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S36_S36_inst : RAMB16_S36_S36
generic map (
INIT_A => X"000000000", -- Value of output RAM registers on Port A at startup
INIT_B => X"000000000", -- Value of output RAM registers on Port B at startup SRVAL_A => X"000000000", -- Port A ouput value upon SSR assertion SRVAL_B => X"000000000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Address 0 to 127
```

```
-- Address 128 to 255
-- Address 256 to 383
-- Address 384 to 511
-- The next set of INITP_xx are for the parity bits
-- Address 0 to 127
-- Address 128 to 255
-- Address 256 to 383
```

```
-- Address 384 to 511
port map (
DOA => DOA,
            -- Port A 32-bit Data Output
DOB => DOB,
            -- Port B 32-bit Data Output
DOPA => DOPA,
            -- Port A 4-bit Parity Output
DOPB => DOPB,
            -- Port B 4-bit Parity Output
ADDRA => ADDRA,
            -- Port A 9-bit Address Input
ADDRB => ADDRB, -- Port B 9-bit Address Input
CLKA => CLKA,
            -- Port A Clock
CLKB => CLKB,
            -- Port B Clock
DIA => DIA,
            -- Port A 32-bit Data Input
DIB => DIB,
            -- Port B 32-bit Data Input
DIPA => DIPA,
          -- Port A 4-bit parity Input
DIPB => DIPB,
            -- Port-B 4-bit parity Input
           -- Port A RAM Enable Input
ENA => ENA,
            -- PortB RAM Enable Input
ENB => ENB,
SSRA => SSRA,
           -- Port A Synchronous Set/Reset Input
SSRB => SSRB,
           -- Port B Synchronous Set/Reset Input
WEA => WEA,
            -- Port A Write Enable Input
WEB => WEB
            -- Port B Write Enable Input
);
-- End of RAMB16_S36_S36_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S36_S36: Virtex-II/II-Pro, Spartan-3/3E 512 x 32 + 4 Parity bits Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S36_S36 #(
.INIT_A(36 'h00000000),
        // Value of output RAM registers on Port A at startup
        // Value of output RAM registers on Port B at startup
.INIT_B(36'h000000000),
.SRVAL_A(36'h000000000), // Port A output value upon SSR assertion
.SRVAL_B(36'h000000000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"),
          // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Address 0 to 127
// Address 128 to 255
```

```
// Address 256 to 383
// Address 384 to 511
// The next set of INITP_xx are for the parity bits
// Address 0 to 127
// Address 128 to 255
// Address 256 to 383
// Address 384 to 511
) RAMB16_S36_S36_inst (
// Port A 32-bit Data Output
.DOA(DOA),
// Port B 32-bit Data Output
.DOB(DOB),
```


```
.DOPA(DOPA), // Port A 4-bit Parity Output
.DOPB(DOPB), // Port B 4-bit Parity Output
.ADDRA(ADDRA), // Port A 9-bit Address Input
.ADDRB(ADDRB), // Port B 9-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 32-bit Data Input
.DIB(DIB), // Port B 32-bit Data Input
.DIPA(DIPA), // Port A 4-bit parity Input
.DIPB(DIPB), // Port B 4-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port A Synchronous Set/Reset Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Write Enable Input
.WEA(WEA), // Port B Write Enable Input
.YEB(WEB) // End of RAMB16_S36_S36_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S4_S18

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 18-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
1	Х	Х	X	X	X	X	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	X	X	X	X	Х	No Change	No Change	No No Change	
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	X	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs					Outputs						
GSR	ENA	SSRA WEA CLKA ADDRADIA				ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	Х	X	X	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	X	Х	X	X X		Х	No Change	No Change	No Change	No Change
0	1	1	0		Χ	X	X	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr data		pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	Х	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs					Outputs						
GSR	ENB	SSRB	WEB	CLKB	CLKB ADDRBDIB			DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብ ርያ (add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A					Port B							
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus		
RAMB16_S4_S18	4096 x 4	-	(11:0)	(3:0)	1	1024 x 16	1024 x 2	(9:0)	(15:0)	(1:0)		
(a)Depth x Width												

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

Port Address Mapping for Data

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5 4	1 3	2	1 0
2	8192	<	15		14	:	13		12		11		10		9		8		7		6		5		4	3		2	1		C
4	4096	<	7				6				5				4				3				2			1			0		
8	2048	<	3								2								1							0					
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Port Parity Addresses														
1	2048	< -	3				2				1				0	
2	1024	< -	1								0					
4	512	< -	0													

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_A, INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE MODE A and WRITE MODE B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM			No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Change	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	X	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	.e Ainny al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	.eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Туре	Allowed Values	Default	Description
WRITE_MODE	_ % tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- RAMB16_S4_S18: Virtex-II/II-Pro, Spartan-3/3E 4k/1k x 4/16 + 0/2 Parity bits Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S4_S18_inst : RAMB16_S4_S18
generic map (
INIT_A => X"0", -- Value of output RAM registers on Port A at startup
INIT_B \Rightarrow X"00000", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"0", -- Port A ouput value upon SSR assertion
SRVAL_B => X"00000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 1023, Port B Address 0 to 255
```

```
-- Port A Address 1024 to 2047, Port B Address 256 to 511
-- Port A Address 2048 to 3071, Port B Address 512 to 767
-- Port A Address 3072 to 4095, Port B Address 768 to 1023
-- The next set of INITP_xx are for the parity bits
-- Port A Address 0 to 1023, Port B Address 0 to 255
-- Port A Address 1024 to 2047, Port B Address 256 to 511
-- Port A Address 2048 to 3071, Port B Address 512 to 767
```

```
-- Port A Address 3072 to 4095, Port B Address 768 to 1023
port map (
DOA => DOA,
            -- Port A 4-bit Data Output
DOB => DOB,
           -- Port B 16-bit Data Output
DOPB => DOPB,
            -- Port B 2-bit Parity Output
            -- Port A 12-bit Address Input
ADDRA => ADDRA,
ADDRB => ADDRB, -- Port B 10-bit Address Input
            -- Port A Clock
CLKA => CLKA,
CLKB => CLKB,
            -- Port B Clock
DIA => DIA,
            -- Port A 4-bit Data Input
DIB => DIB,
           -- Port B 16-bit Data Input
DIPB => DIPB, -- Port-B 2-bit parity Input
ENA => ENA, -- Port A RAM Enable Input
ENB => ENB,
            -- PortB RAM Enable Input
           -- Port A Synchronous Set/Reset Input
SSRA => SSRA,
SSRB => SSRB,
           -- Port B Synchronous Set/Reset Input
WEA => WEA,
           -- Port A Write Enable Input
WEB => WEB
           -- Port B Write Enable Input
);
-- End of RAMB16_S4_S18_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S4_S18: Spartan-3/3E/3A/3AN/3AD 4k/1k x 4/16 + 0/2 Parity bits Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S4_S18 #(
.INIT_A(4'h0),
       // Value of output RAM registers on Port A at startup
.INIT_B(18'h00000), // Value of output RAM registers on Port B at startup
.SRVAL_A(4 'h0),
       // Port A output value upon SSR assertion
.SRVAL_B(18'h00000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 1023, Port B Address 0 to 255
// Port A Address 1024 to 2047, Port B Address 256 to 511
```

```
// Port A Address 2048 to 3071, Port B Address 512 to 767
// Port A Address 3072 to 4095, Port B Address 768 to 1023
// The next set of INITP_xx are for the parity bits
// Port A Address 0 to 1023, Port B Address 0 to 255
// Port A Address 1024 to 2047, Port B Address 256 to 511
// Port A Address 2048 to 3071, Port B Address 512 to 767
// Port A Address 3072 to 4095, Port B Address 768 to 1023
) RAMB16_S4_S18_inst (
.DOA(DOA),
  // Port A 4-bit Data Output
.DOB(DOB),
  // Port B 16-bit Data Output
  // Port B 2-bit Parity Output
.DOPB(DOPB),
  // Port A 12-bit Address Input
.ADDRA(ADDRA),
```

```
.ADDRB(ADDRB), // Port B 10-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 4-bit Data Input
.DIB(DIB), // Port B 16-bit Data Input
.DIPB(DIPB), // Port-B 2-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Synchronous Set/Reset Input
.WEA(WEA), // Port A Write Enable Input
.WEB(WEB) // Port B Write Enable Input
);


// End of RAMB16_S4_S18_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S4_S36

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 36-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
1	Х	Х	X	X	X	X	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	X	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	X	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	Х	X	Х	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	X	Х	X	Х	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	X	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብ ርያ (add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S4_S36	4096 x 4	-	(11:0)	(3:0)	1	512 x 32	512 x 4	(8:0)	(31:0)	(3:0)
(a)Depth x Width	1									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address	Mapping	for	Data
--------------	---------	-----	------

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	' 6	5 5	4 3	3 2	1 0
2	8192	\	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2	1		C
4	4096	\	7				6				5				4				3				2			1	-		()	
8	2048	<	3								2								1							C)				
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	X

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Change	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	X	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes		
Inference	Recommended		
Coregen and wizards	Yes		
Macro support	No		

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	.e Ainny al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	.eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Туре	Allowed Values	Default	Description
WRITE_MODE	_ A tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM; use UNISIM.vcomponents.all;

```
-- RAMB16_S4_S36: Virtex-II/II-Pro, Spartan-3/3E 4k/512 x 4/32 + 0/4 Parity bits Dual-Port RAM -- Xilinx HDL Libraries Guide, version 10.1
```

```
RAMB16_S4_S36_inst : RAMB16_S4_S36
generic map (
INIT_A => X"0", -- Value of output RAM registers on Port A at startup
INIT_B => X"000000000", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"0", -- Port A ouput value upon SSR assertion
SRVAL_B => X"000000000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 1023, Port B Address 0 to 127
```

```
-- Port A Address 1024 to 2047, Port B Address 128 to 255
-- Port A Address 2048 to 3071, Port B Address 256 to 383
-- Port A Address 3072 to 4095, Port B Address 384 to 511
-- The next set of INITP_xx are for the parity bits
-- Port A Address 0 to 1023, Port B Address 0 to 127
-- Port A Address 1024 to 2047, Port B Address 128 to 255
-- Port A Address 2048 to 3071, Port B Address 256 to 383
```

```
-- Port A Address 3072 to 4095, Port B Address 384 to 511
port map (
DOA => DOA,
            -- Port A 4-bit Data Output
DOB => DOB,
           -- Port B 32-bit Data Output
DOPB => DOPB,
            -- Port B 4-bit Parity Output
            -- Port A 12-bit Address Input
ADDRA => ADDRA,
ADDRB => ADDRB, -- Port B 9-bit Address Input
            -- Port A Clock
CLKA => CLKA,
CLKB => CLKB,
            -- Port B Clock
DIA => DIA,
            -- Port A 4-bit Data Input
DIB => DIB,
           -- Port B 32-bit Data Input
DIPB => DIPB, -- Port-B 4-bit parity Input
ENA => ENA, -- Port A RAM Enable Input
ENB => ENB,
            -- PortB RAM Enable Input
           -- Port A Synchronous Set/Reset Input
SSRA => SSRA,
SSRB => SSRB,
           -- Port B Synchronous Set/Reset Input
WEA => WEA,
           -- Port A Write Enable Input
WEB => WEB
           -- Port B Write Enable Input
);
-- End of RAMB16_S4_S36_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S4_S36: Spartan-3/3E/3A/3AN/3AD 4k/512 x 4/32 + 0/4 Parity bits Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S4_S36 #(
.INIT_A(4'h0),
        // Value of output RAM registers on Port A at startup
.INIT_B(36'h000000000),
        \ensuremath{//} Value of output RAM registers on Port B at startup
.SRVAL_A(4 'h0),
        // Port A output value upon SSR assertion
.SRVAL_B(36'h000000000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 1023, Port B Address 0 to 127
// Port A Address 1024 to 2047, Port B Address 128 to 255
```

```
// Port A Address 2048 to 3071, Port B Address 256 to 383
// Port A Address 3072 to 4095, Port B Address 384 to 511
// The next set of INITP_xx are for the parity bits
// Port A Address 0 to 1023, Port B Address 0 to 127
// Port A Address 1024 to 2047, Port B Address 128 to 255
// Port A Address 2048 to 3071, Port B Address 256 to 383
// Port A Address 3072 to 4095, Port B Address 384 to 511
) RAMB16_S4_S36_inst (
.DOA(DOA),
  // Port A 4-bit Data Output
.DOB(DOB),
  // Port B 32-bit Data Output
  // Port B 4-bit Parity Output
.DOPB(DOPB),
  // Port A 12-bit Address Input
.ADDRA(ADDRA),
```

```
.ADDRB(ADDRB), // Port B 9-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 4-bit Data Input
.DIB(DIB), // Port B 32-bit Data Input
.DIPB(DIPB), // Port-B 4-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Synchronous Set/Reset Input
.WEA(WEA), // Port A Write Enable Input
.WEB(WEB) // Port B Write Enable Input
);


// End of RAMB16_S4_S36_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S4_S4

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	3							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	X	X	X	X	Х	INIT_A	INIT_A	No Change	No Change
0	0	X	X	Х	Х	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Co	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	Х	X	X	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	X	Х	X	X	X	Х	No Change	No Change	No No	
0	1	1	0		X	X	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	X	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	1,	dR)⊉M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S4_S4	4096 x 4	-	(11:0)	(3:0)	-	4096 x 4	1	(11:0)	(3:0)	-
(a)Depth x Width	ı									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address	Mapping	for	Data
--------------	---------	-----	------

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	' 6	5 5	4 3	3 2	1 0
2	8192	\	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2	1		C
4	4096	\	7				6				5				4				3				2			1	-		()	
8	2048	<	3								2								1							C)				
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity .	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_A, INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE MODE A and WRITE MODE B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM			No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	X	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	X	No Chang	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1	_		DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	e Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	№ <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	.eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Туре	Allowed Values	Default	Description
WRITE_MODE	_ S tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- RAMB16_S4_S4: Virtex-II/II-Pro, Spartan-3/3E 4k x 4 Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S4_S4_inst : RAMB16_S4_S4
generic map (
INIT_A => X"0", -- Value of output RAM registers on Port A at startup
INIT_B => X"0", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"0", -- Port A ouput value upon SSR assertion
SRVAL_B => X"0", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Address 0 to 1023
```

```
-- Address 1024 to 2047
-- Address 2048 to 3071
-- Address 3072 to 4095
port map (
DOA => DOA.
 -- Port A 4-bit Data Output
 -- Port B 4-bit Data Output
DOB => DOB.
ADDRA => ADDRA,
 -- Port A 12-bit Address Input
ADDRB => ADDRB,
 -- Port B 12-bit Address Input
CLKA => CLKA,
 -- Port A Clock
CLKB => CLKB,
 -- Port B Clock
 -- Port A 4-bit Data Input
DIA => DIA,
DIB => DIB,
 -- Port B 4-bit Data Input
```

Verilog Instantiation Template

```
// RAMB16_S4_S4: Spartan-3/3E/3A/3AN/3AD 4k x 4 Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S4_S4 #(
.INIT_A(4'h0), // Value of output RAM registers on Port A at startup .INIT_B(4'h0), // Value of output RAM registers on Port B at startup
.SRVAL_A(4'h0), // Port A output value upon SSR assertion
.SRVAL_B(4'h0), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Address 0 to 1023
// Address 1024 to 2047
// Address 2048 to 3071
```


```
// Address 3072 to 4095
) RAMB16_S4_S4_inst (
   // Port A 4-bit Data Output
.DOA(DOA),
.DOB(DOB),
   // Port B 4-bit Data Output
.ADDRA(ADDRA),
   // Port A 12-bit Address Input
.ADDRB(ADDRB), // Port B 12-bit Address Input
.CLKA(CLKA),
   // Port A Clock
.CLKB(CLKB),
   // Port B Clock
.DIA(DIA),
   // Port A 4-bit Data Input
.DIB(DIB),
   // Port B 4-bit Data Input
   // Port A RAM Enable Input
.ENA(ENA),
   // Port B RAM Enable Input
.ENB(ENB).
   // Port A Synchronous Set/Reset Input
.SSRA(SSRA),
.SSRB(SSRB),
   // Port B Synchronous Set/Reset Input
   // Port A Write Enable Input
.WEA(WEA),
.WEB(WEB)
   // Port B Write Enable Input
// End of RAMB16_S4_S4_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the Spartan-3E Data Sheets.

RAMB16_S4_S9

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 4-bit and 9-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	3							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	X	Х	X	X	Х	INIT_A	INIT_A	No Change	No Change
0	0	X	Х	Х	Х	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		Х	Х	Х	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d x)o Change	No Change

Inputs						Outputs						
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM Contents		
										Data RAM	Parity RAM	
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R AM(add =>pdata	

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM Contents	
										Data RAM	Parity RAM
1	X	X	Х	X	X	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	X	Х	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	X	X	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs						Outputs					
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM Contents	
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብ ርያ (add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A			Port B							
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S4_S9	4096 x 4	1	(11:0)	(3:0)	-	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)
(a)Depth x Width										

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5 5	4 3	3 2	1 0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2		L	C
4	4096	<	7				6				5				4				3				2			1			()	
8	2048	<	3								2								1							0)				
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity .	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE MODE A and WRITE MODE B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAi ny al	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	le Ainny al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Туре	Allowed Values	Default	Description
WRITE_MODE	_ A tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

```
Unless they already exist, copy the following two statements and paste them before the entity declaration.
Library UNISIM;
```

```
use UNISIM.vcomponents.all;
```

```
-- RAMB16_S4_S9: Virtex-II/II-Pro, Spartan-3/3E 4k/2k x 4/8 + 0/1 Parity bit Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S4_S9_inst : RAMB16_S4_S9
generic map (
INIT_A => X"0", -- Value of output RAM registers on Port A at startup
INIT_B => X"000", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"0", -- Port A ouput value upon SSR assertion
SRVAL B => X"000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 1023, Port B Address 0 to 511
```

```
-- Port A Address 1024 to 2047, Port B Address 512 to 1023
-- Port A Address 2048 to 3071, Port B Address 1024 to 1535
-- Port A Address 3072 to 4095, Port B Address 1536 to 2047
-- The next set of INITP_xx are for the parity bits
-- Port B Address 0 to 511
-- Port B Address 512 to 1023
-- Port B Address 1024 to 1535
```

```
-- Port B Address 1536 to 2047
DOA => DOA,
           -- Port A 4-bit Data Output
DOB => DOB,
           -- Port B 8-bit Data Output
DOPB => DOPB, -- Port B 1-bit Parity Output
ADDRA => ADDRA, -- Port A 12-bit Address Input ADDRB => ADDRB, -- Port B 11-bit Address Input CLKA => CLKA, -- Port A Clock
CLKA => CLKA,
CLKB => CLKB,
             -- Port B Clock
DIA => DIA,
            -- Port A 4-bit Data Input
DIB => DIB,
            -- Port B 8-bit Data Input
DIPB => DIPB, -- Port-B 1-bit parity Input
ENA => ENA, -- Port A RAM Enable Input
ENB => ENB,
             -- PortB RAM Enable Input
            -- Port A Synchronous Set/Reset Input
SSRA => SSRA,
SSRB => SSRB,
            -- Port B Synchronous Set/Reset Input
            -- Port A Write Enable Input
WEA => WEA,
WEB => WEB
            -- Port B Write Enable Input
);
-- End of RAMB16_S4_S9_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S4_S9: Spartan-3/3E/3A/3AN/3AD 4k/2k x 4/8 + 0/1 Parity bit Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S4_S9 #(
.INIT_A(4 'h0),
     // Value of output RAM registers on Port A at startup
.INIT_B(9'h000),
     // Value of output RAM registers on Port B at startup
.SRVAL A(4 'h0),
     // Port A output value upon SSR assertion
.SRVAL_B(9 h000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 1023, Port B Address 0 to 511
// Port A Address 1024 to 2047, Port B Address 512 to 1023
```

```
// Port A Address 2048 to 3071, Port B Address 1024 to 1535
// Port A Address 3072 to 4095, Port B Address 1536 to 2047
// The next set of INITP_xx are for the parity bits
// Port B Address 0 to 511
// Port B Address 512 to 1023
// Port B Address 1024 to 1535
// Port B Address 1536 to 2047
) RAMB16_S4_S9_inst (
.DOA(DOA),
 // Port A 4-bit Data Output
 // Port B 8-bit Data Output
.DOB(DOB),
.DOPB(DOPB), // Port B 1-bit Parity Output
.ADDRA(ADDRA), // Port A 12-bit Address Input
```

```
.ADDRB(ADDRB), // Port B 11-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 4-bit Data Input
.DIB(DIB), // Port B 8-bit Data Input
.DIPB(DIPB), // Port-B 1-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Synchronous Set/Reset Input
.WEA(WEA), // Port A Write Enable Input
.WEB(WEB) // Port B Write Enable Input
);


// End of RAMB16_S4_S9_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S9_S18

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 9-bit and 18-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	,							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	X	X	X	X	X	INIT_A	INIT_A	No Change	No Change
0	0	Χ	X	Х	X	Χ	X	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr	X	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs	3							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	X	Х	X	X	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	X	Х	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	Х	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ad	d N)o Change	No Change

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,	ብዮ)Σ M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Component	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S9_S18	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)	1024 x 16	1024 x 2	(9:0)	(15:0)	(1:0)
(a) Depth x Widt	h									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

Port Address Mapping for Data

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5	4 3	3 2	1 0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2	1		C
4	4096	<	7				6				5				4				3				2			1			()	
8	2048	<	3								2								1							0					
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity .	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_A, INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=NO_CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No eChang	No eChang	No eChang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChang
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	 Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No eChange

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPE		Parity Ram
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	.eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	.e Ainy al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	№ <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.

Attribute	Type	Allowed Values	Default	Description
SRVAL_A	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	e Ainy al	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.
WRITE_MODE	_ % tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_ B tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM; use UNISIM.vcomponents.all;

```
-- RAMB16_S9_S18: Virtex-II/II-Pro, Spartan-3/3E 2k/1k x 8/16 + 1/2 Parity bits Parity bits Dual-Po
-- Xilinx HDL Libraries Guide, version 10.1
```

```
RAMB16_S9_S18_inst : RAMB16_S9_S18
generic map (
INIT_A => X"000", -- Value of output RAM registers on Port A at startup
INIT_B => X"00000", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"000", -- Port A ouput value upon SSR assertion
SRVAL_B => X"00000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
```

```
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 511, Port B Address 0 to 255
-- Port A Address 512 to 1023, Port B Address 256 to 511
-- Port A Address 1024 to 1535, Port B Address 512 to 767
-- Port A Address 1536 to 2047, Port B Address 768 to 1024
```

```
-- The next set of INITP_xx are for the parity bits
-- Port A Address 0 to 511, Port B Address 0 to 255
-- Port A Address 512 to 1023, Port B Address 256 to 511
-- Port A Address 1024 to 1535, Port B Address 512 to 767
-- Port A Address 1536 to 2047, Port B Address 768 to 1024
port map (
DOA => DOA,
        -- Port A 8-bit Data Output
DOB => DOB,
        -- Port B 16-bit Data Output
        -- Port A 1-bit Parity Output
DOPA => DOPA,
DOPB => DOPB,
        -- Port B 2-bit Parity Output
ADDRA => ADDRA, -- Port A 11-bit Address Input
ADDRB => ADDRB, -- Port B 10-bit Address Input
CLKA => CLKA, -- Port A Clock
CLKB => CLKB,
        -- Port B Clock
DIA => DIA,
        -- Port A 8-bit Data Input
       -- Port B 16-bit Data Input
DIB => DIB,
DIPA => DIPA, -- Port A 1-bit parity Input
       -- Port-B 2-bit parity Input
-- Port A RAM Enable Input
-- PortB RAM Enable Input
DIPB => DIPB,
ENA => ENA,
ENB => ENB,
SSRA => SSRA,
       -- Port A Synchronous Set/Reset Input
SSRB => SSRB,
       -- Port B Synchronous Set/Reset Input
WEA => WEA,
        -- Port A Write Enable Input
WEB => WEB
        -- Port B Write Enable Input
);
-- End of RAMB16_S9_S18_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S9_S18: Virtex-II/II-Pro, Spartan-3/3E 2k/1k x 8/16 + 1/2 Parity bits Parity bits Dual-Po
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S9_S18 #(
.INIT_A(9 'h000),
               // Value of output RAM registers on Port A at startup
.INIT_B(18'h00000), // Value of output RAM registers on Port B at startup
.SRVAL_A(9 'h000),
               // Port A output value upon SSR assertion
.SRVAL_B(18'h00000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE .WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
                      // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
.SIM_COLLISION_CHECK("ALL"),
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 511, Port B Address 0 to 255
```

```
// Port A Address 512 to 1023, Port B Address 256 to 511
// Port A Address 1024 to 1535, Port B Address 512 to 767
// Port A Address 1536 to 2047, Port B Address 768 to 1024
// The next set of INITP_xx are for the parity bits
```


```
// Port A Address 0 to 511, Port B Address 0 to 255
// Port A Address 512 to 1023, Port B Address 256 to 511
// Port A Address 1024 to 1535, Port B Address 512 to 767
// Port A Address 1536 to 2047, Port B Address 768 to 1024
) RAMB16_S9_S18_inst
.DOA(DOA),
        // Port A 8-bit Data Output
.DOB(DOB),
         // Port B 16-bit Data Output
.DOPA(DOPA), // Port A 1-bit Parity Output
.DOPB(DOPB), // Port B 2-bit Parity Output
.ADDRA(ADDRA), // Port A 11-bit Address Input .ADDRB(ADDRB), // Port B 10-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.CLRB(CLRB), // Port B Clock
.DIA(DIA), // Port A 8-bit Data Input
.DIB(DIB), // Port B 16-bit Data Input
.DIPA(DIPA), // Port A 1-bit parity Input
.DIPB(DIPB), // Port B 2-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
           // Port B RAM Enable Input
.ENB(ENB),
          // Port A Synchronous Set/Reset Input
.SSRA(SSRA),
.SSRB(SSRB),
          // Port B Synchronous Set/Reset Input
.WEA(WEA),
           // Port A Write Enable Input
.WEB(WEB)
           // Port B Write Enable Input
);
// End of RAMB16_S9_S18_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S9_S36

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 9-bit and 36-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	Inputs								Outputs				
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA RAM Contents		ontents		
										Data RAM	Parity RAM		
1	X	Х	X	X	X	X	X	INIT_A	INIT_A	No Change	No Change		
0	0	Х	X	Х	X	X	X	No Change	No Change	No Change	No Change		
0	1	1	0		X	X	X	SRVAL_A	SRVAL_	ANo Change	No Change		
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R) AM(add =>pdata		
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d N)o Change	No Change		

Inputs								Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R)AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	Х	Х	X	X	X	X	Х	INIT_B	INIT_B	No Change	No Change
0	0	Х	X	X	X	X	Х	No Change	No Change	No Change	No Change
0	1	1	0		X	X	X	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R) AM(add =>pdata
0	1	0	0		addr	X	X	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs	l							Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3		ポ) M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B				
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus
RAMB16_S9_S36	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)	512 x 32	512 x 4	(8:0)	(31:0)	(3:0)
(a)Depth x Width	1									

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

The following tables shows address mapping for each port width.

Port Address	M	lappii	ng f	or	Data
--------------	---	--------	------	----	------

Data Wid	tlPort	Da	ta A	dd	res	ses																									
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	' 6	5 5	4 3	3 2	1 0
2	8192	\	15		14		13		12		11		10		9		8		7		6		5		4	3	3	2	1		C
4	4096	\	7				6				5				4				3				2			1	-		()	
8	2048	<	3								2								1							C)				
16	1024	<	1																0												
32	512	<	0																												

Port Address Mapping for Parity

Parity Width	Port 1	Parity 2	Addres	sses						
1	2048	< -	3			2		1		0
2	1024	< -	1					0		
4	512	< -	0							

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE MODE A and WRITE MODE B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Change	X e	No Change	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Change	X	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	B No X Change		No Change	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1	_		DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAi ny al	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	le Ainny al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Туре	Allowed Values	Default	Description
WRITE_MODE	_ A tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- RAMB16_S9_S36: Virtex-II/II-Pro, Spartan-3/3E 2k/512 x 8/32 + 1/4 Parity bits Parity bits Dual-P
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S9_S36_inst : RAMB16_S9_S36
generic map (
INIT_A => X"000", -- Value of output RAM registers on Port A at startup
INIT_B => X"000000000", -- Value of output RAM registers on Port B at startup SRVAL_A => X"000", -- Port A ouput value upon SSR assertion
SRVAL_B => X"0000000000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Port A Address 0 to 511, Port B Address 0 to 127
```

```
-- Port A Address 512 to 1023, Port B Address 128 to 255
-- Port A Address 1024 to 1535, Port B Address 255 to 383
-- Port A Address 1536 to 2047, Port B Address 384 to 511
-- The next set of INITP_xx are for the parity bits
-- Port A Address 0 to 511, Port B Address 0 to 127
-- Port A Address 512 to 1023, Port B Address 128 to 255
-- Port A Address 1024 to 1535, Port B Address 256 to 383
```

```
-- Port A Address 1536 to 2047, Port B Address 384 to 511
port map (
DOA => DOA,
            -- Port A 8-bit Data Output
DOB => DOB,
            -- Port B 32-bit Data Output
DOPA => DOPA,
            -- Port A 1-bit Parity Output
DOPB => DOPB,
            -- Port B 4-bit Parity Output
            -- Port A 11-bit Address Input
ADDRA => ADDRA,
ADDRB => ADDRB, -- Port B 9-bit Address Input
CLKA => CLKA,
            -- Port A Clock
CLKB => CLKB,
            -- Port B Clock
DIA => DIA,
            -- Port A 8-bit Data Input
           -- Port B 32-bit Data Input
DIB => DIB,
          -- Port A 1-bit parity Input
DIPA => DIPA,
DIPB => DIPB,
            -- Port-B 4-bit parity Input
           -- Port A RAM Enable Input
ENA => ENA,
           -- PortB RAM Enable Input
ENB => ENB,
SSRA => SSRA,
           -- Port A Synchronous Set/Reset Input
SSRB => SSRB,
           -- Port B Synchronous Set/Reset Input
WEA => WEA,
            -- Port A Write Enable Input
WEB => WEB
            -- Port B Write Enable Input
);
-- End of RAMB16_S9_S36_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S9_S36: Virtex-II/II-Pro, Spartan-3/3E 2k/512 x 8/32 + 1/4 Parity bits Parity bits Dual-P
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S9_S36 #(
.INIT_A(9'h000),
                                      // Value of output RAM registers on Port A at startup
.INIT_B(36 'h000000000),
                                    // Value of output RAM registers on Port B at startup
.SRVAL_A(9 'h000),
                                     // Port A output value upon SSR assertion
.SRVAL_B(36 ^{\circ}h000000000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
                                              // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL"
.SIM_COLLISION_CHECK("ALL"),
// The following INIT_xx declarations specify the initial contents of the RAM
// Port A Address 0 to 511, Port B Address 0 to 127
.INIT\_0A(256\ horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horselength{}^{\circ}horsele
// Port A Address 512 to 1023, Port B Address 128 to 255
```

```
// Port A Address 1024 to 1535, Port B Address 255 to 383
// Port A Address 1536 to 2047, Port B Address 384 to 511
// The next set of INITP_xx are for the parity bits
// Port A Address 0 to 511, Port B Address 0 to 127
// Port A Address 512 to 1023, Port B Address 128 to 255
// Port A Address 1024 to 1535, Port B Address 256 to 383
// Port A Address 1536 to 2047, Port B Address 384 to 511
) RAMB16_S9_S36_inst
 // Port A 8-bit Data Output
.DOA(DOA),
 // Port B 32-bit Data Output
.DOB(DOB),
```


```
.DOPA(DOPA), // Port A 1-bit Parity Output
.DOPB(DOPB), // Port B 4-bit Parity Output
.ADDRA(ADDRA), // Port A 11-bit Address Input
.ADDRB(ADDRB), // Port B 9-bit Address Input
.CLKA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 8-bit Data Input
.DIB(DIB), // Port B 32-bit Data Input
.DIPA(DIPA), // Port A 1-bit parity Input
.DIPB(DIPB), // Port B 4-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB), // Port B RAM Enable Input
.SSRA(SSRA), // Port A Synchronous Set/Reset Input
.SSRB(SSRB), // Port B Synchronous Set/Reset Input
.WEA(WEA), // Port A Write Enable Input
.WEB(WEB) // Port B Write Enable Input
.Y End of RAMB16_S9_S36_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

RAMB16_S9_S9

Primitive: 16K-bit Data and 2K-bit Parity Dual-Port Synchronous Block RAM with 9-bit Ports



Introduction

This design element is a dual-ported dedicated random access memory block with synchronous write capability. Each block RAM port has 16384 bits of data memory. Ports configured as 9, 18, or 36-bits wide have an additional 2048 bits of parity memory. Each port is independent of the other while accessing the same set of 16384 data memory cells. Each port is independently configured to a specific data width. The possible port and cell configurations for this element are listed under "Port Descriptions."

Logic Table

Truth Table A

Inputs	3							Outputs			
GSR	ENA	SSRA	WEA	CLKA	ADDR	ADIA	DIPA	DOA	DOPA	RAM C	ontents
										Data RAM	Parity RAM
1	X	Х	X	X	X	X	Х	INIT_A	INIT_A	No Change	No Change
0	0	Х	Х	Χ	X	Х	Х	No Change	No Change	No No	
0	1	1	0		X	X	Х	SRVAL_A	SRVAL_	ANo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_A	SRVAL_	ARAM(ad =>data	d R)AM(add =>pdata
0	1	0	0		addr	Х	Х	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs						Outputs					
GSR	ENA	NA SSRA WEA CLKA ADDRADIA DIPA DOA DOPA					DOPA	RAM Co	ontents		
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3	,=>data	d R AM(add =>pdata

GSR=Global Set Reset

INIT_A=Value specified by the INIT_A attribute for output register. Default is all zeros.

SRVAL_A=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_A=NO_CHANGE.

2WRITE_MODE_A=READ_FIRST.

3WRITE_MODE_A=WRITE_FIRST.

Truth Table B

Inputs								Outputs			
GSR	ENB	SSRB	WEB	CLKB	ADDR	BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
1	X	Х	X	X	X	Х	X	INIT_B	INIT_B	No Change	No Change
0	0	Χ	X	X	X X		X	No Change	No Change	No Change	No Change
0	1	1	0		X	Х	X	SRVAL_B	SRVAL_	BNo Change	No Change
0	1	1	1		addr	data	pdata	SRVAL_B	SRVAL_	BRAM(ad =>data	d R)AM(ad =>pdata
0	1	0	0		addr X		X	RAM(addr)	RAM(ac	d N)o Change	No Change

Inputs	l							Outputs			
GSR	ENB	SSRB	RB WEB CLKB ADDRBD			BDIB	DIPB	DOB	DOPB	RAM C	ontents
										Data RAM	Parity RAM
0	1	0	1		addr	data	pdata	No Change1, RAM (addr)2, data3	No Change RAM (addr)2, pdata3		ポ) M(add =>pdata

GSR=Global Set Reset.

INIT_B=Value specified by the INIT_B attribute for output registers. Default is all zeros.

SRVAL_B=register value.

addr=RAM address.

RAM(addr)=RAM contents at address ADDR.

data=RAM input data.

pdata=RAM parity data.

1WRITE_MODE_B=NO_CHANGE.

2WRITE_MODE_B=READ_FIRST.

3WRITE_MODE_B=WRITE_FIRST.

Port Descriptions

Port A						Port B						
Design Element	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus	Data Cells(a)	Parity Cells(a)	Address Bus	Data Bus	Parity Bus		
RAMB16_S9_S9	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)	2048 x 8	2048 x 1	(10:0)	(7:0)	(0:0)		
(a)Depth x Width												

Each port is fully synchronous with independent clock pins. All Port A input pins have setup time referenced to the CLKA pin and its data output bus DOA has a clock-to-out time referenced to the CLKA. All Port B input pins have setup time referenced to the CLKB pin and its data output bus DOB has a clock-to-out time referenced to the CLKB. The enable ENA pin controls read, write, and reset for Port A. When ENA is Low, no data is written and the outputs (DOA and DOPA) retain the last state. When ENA is High and reset (SSRA) is High, DOA and DOPA are set to SRVAL_A during the Low-to-High clock (CLKA) transition; if write enable (WEA) is High, the memory contents reflect the data at DIA and DIPA. When ENA is High and WEA is Low, the data stored in the RAM address (ADDRA) is read during the Low-to-High clock transition. By default, WRITE_MODE_A=WRITE_FIRST, when ENA and WEA are High, the data on the data inputs (DIA and DIPA) is loaded into the word selected by the write address (ADDRA) during the Low-to-High clock transition and the data outputs (DOA and DOPA) reflect the selected (addressed) word.

The enable ENB pin controls read, write, and reset for Port B. When ENB is Low, no data is written and the outputs (DOB and DOPB) retain the last state. When ENB is High and reset (SSRB) is High, DOB and DOPB are set to SRVAL_B during the Low-to-High clock (CLKB) transition; if write enable (WEB) is High, the memory contents reflect the data at DIB and DIPB. When ENB is High and WEB is Low, the data stored in the RAM address (ADDRB) is read during the Low-to-High clock transition. By default, WRITE_MODE_B=WRITE_FIRST, when ENB and WEB are High, the data on the data inputs (DIB and PB) are loaded into the word selected by the write address (ADDRB) during the Low-to-High clock transition and the data outputs (DOB and DOPB) reflect the selected (addressed) word. The above descriptions assume active High control pins (ENA, WEA, SSRA, CLKA, ENB, WEB, SSRB, and CLKB). However, the active level can be changed by placing an inverter on the port. Any inverter placed on a RAMB16 port is absorbed into the block and does not use a CLB resource.

Address Mapping

Each port accesses the same set of 18432 memory cells using an addressing scheme that is dependent on the width of the port. For all port widths, 16384 memory cells are available for data as shown in the "Port Address Mapping for Data" table below. For 9-, 18-, and 36-bit wide ports, 2408 parity memory cells are also available as shown in "Port Address Mapping for Parity" table below. The physical RAM location that is addressed for a particular width is determined from the following formula.

Start=((ADDR port+1)*(Widthport)) -1

End=(ADDRport)*(Widthport)

Port Address Mapping for Data

Data Wid	tlPort	Da	ta A	dd	res	ses																										
1	1638	4<	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5	4	3 2	1	0
2	8192	<	15		14		13		12		11		10		9		8		7		6		5		4	3		2		1	C	
4	4096	<	7				6				5				4				3				2			1				0		
8	2048	\	3								2								1							0						
16	1024	<	1																0													
32	512	<	0																													

Port Address Mapping for Parity

Parity Width	Port 1	Port Parity Addresses														
1	2048	< -	3				2				1				0	
2	1024	< -	1								0					
4	512	< -	0													

Initializing Memory Contents of a Dual-Port RAMB16

You can use the INIT_xx attributes to specify an initialization value for the memory contents of a RAMB16 during device configuration. The initialization of each RAMB16_Sm_Sn is set by 64 initialization attributes (INIT_00 through INIT_3F) of 64 hex values for a total of 16384 bits.

You can use the INITP_xx attributes to specify an initial value for the parity memory during device configuration or assertion. The initialization of the parity memory for ports configured for 9, 18, or 36 bits is set by 8 initialization attributes (INITP_00 through INITP_07) of 64 hex values for a total of 2048 bits.

If any INIT_xx or INITP_xx attribute is not specified, it is configured as zeros. Partial Strings are padded with zeros to the left.

Initializing the Output Register of a Dual-Port RAMB16

In Spartan-3A, each bit in an output register can be initialized at power on (when GSR is high) to either a 0 or 1. In addition, the initial state specified for power on can be different than the state that results from assertion of a set/reset. Four properties control initialization of the output register for a dual-port RAMB16: INIT_A, INIT_B, SRVAL_A, and SRVAL_B. The INIT_A attribute specifies the output register value at power on for Port A and the INIT_B attribute specifies the value for Port B. You can use the SRVAL_A attribute to define the state resulting from assertion of the SSR (set/reset) input on Port A. You can use the SRVAL_B attribute to define the state resulting from assertion of the SSR input on Port B.

The INIT_B, SRVAL_A, and SRVAL_B attributes specify the initialization value as a hexadecimal String. The value is dependent upon the port width. For example, for a RAMB16_S1_S4 with Port A width equal to 1 and Port B width equal to 4, the Port A output register contains 1 bit and the Port B output register contains 4 bits. Therefore, the INIT_A or SRVAL_A value can only be specified as a 1 or 0. For Port B, the output register contains 4 bits. In this case, you can use INIT_B or SRVAL_B to specify a hexadecimal value from 0 through F to initialize the 4 bits of the output register.

For those ports that include parity bits, the parity portion of the output register is specified in the high order bit position of the INIT_A, INIT_B, SRVAL_A, or SRVAL_B value.

The INIT and SRVAL attributes default to zero if they are not set by you.

Write Mode Selection

The WRITE_MODE_A attribute controls the memory and output contents of Port A for a dual-port RAMB16. The WRITE_MODE_B attribute does the same for Port B. By default, both WRITE_MODE_A and WRITE_MODE_B are set to WRITE_FIRST. This means that input is read, written to memory, and then passed to output. You can set the write mode for Port A and Port B to READ_FIRST to read the memory contents, pass the memory contents to the outputs, and then write the input to memory. Or, you can set the write mode to NO_CHANGE to have the input written to memory without changing the output. The "Port A and Port B Conflict Resolution" section describes how read/write conflicts are resolved when both Port A and Port B are attempting to read/write to the same memory cells.

Port A and Port B Conflict Resolution

Spartan-3A block SelectRAM is True Dual-Port RAM that allows both ports to simultaneously access the same memory cell. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window.

The following tables summarize the collision detection behavior of the dual-port RAMB16 based on the WRITE_MODE_A and WRITE_MODE_B settings.

WRITE MODE A=NO CHANGE and WRITE MODE B=NO CHANGE

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X e	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	X	No Chang	X e	No Chang	DIB e	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	No e Chang	No eChang	No e Chang	X e	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM		No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB		Parity Ram
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	Χ	Χ

WRITE_MODE_A= WRITE_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	DIA	Χ	DIPA	Χ	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	Χ	Χ	Χ	Χ	Χ

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=READ_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X e	No Change	X	DIB	DIPB

WRITE_MODE_A=NO_CHANGE and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	No Chang	X e	No Chang	X	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	No Chang	X	No Chang	X	X	X

WRITE_MODE_A=READ_FIRST and WRITE_MODE_B=WRITE_FIRST

WEA	WEB	CLKA	CLKB	DIA	DIB	DIPA	DIPB	DOA	DOB	DOPA	DOPB	Data RAM	Parity Ram
0	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	No Chang	No eChange
1	0			DIA	DIB	DIPA	DIPB	RAM	RAM	RAM	RAM	DIA	DIPA
0	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIB	DIPB
1	1			DIA	DIB	DIPA	DIPB	Χ	DIB	Χ	DIPB	DIA	DIPA

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	Yes
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT_00 To INIT_3F	Binary/Hexac	le Ainy al	All zeros	Specifies the initial contents of the data portion of the RAM array.
INIT_A	Binary/Hexac	eAinnyal	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INIT_B	Binary/Hexac	eAi ny al	All zeros	Identifies the initial value of the DOA/DOB output port after completing configuration. For Type, the bit width is dependent on the width of the A or B port of the RAM.
INITP_00 To INITP_07	Binary/Hexac	le Ainny al	All zeros	Specifies the initial contents of the parity portion of the RAM array.
SIM_COLLISIC CHECK	N <u>t</u> ring	"ALL", "NONE", "WARNING", or "GENERATE_X_O	"ALL" NLY"	Specifies the behavior during simulation in the event of a data collision (data being read or written to the same address from both ports of the Ram simultaneously. "ALL" issues a warning to simulator console and generate an X or all unknown data due to the collision. This is the recommended setting. "WARNING" generates a warning only and "GENERATE_X_ONLY" generates an X for unknown data but won't output the occurrence to the simulation console. "NONE" completely ignores the error. It is suggested to only change this attribute if you can ensure the data generated during a collision is discarded.
SRVAL_A	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTA pin. For Type, the bit width is dependent on the width of the A port of the RAM.
SRVAL_B	Binary/Hexac	eAinnyal	All zeros	Allows the individual selection of whether the DOA/DOB output port sets (go to a one) or reset (go to a zero) upon the assertion of the RSTB pin. For Type, the bit width is dependent on the width of the B port of the RAM.

Attribute	Туре	Allowed Values	Default	Description
WRITE_MODE	_ A tring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM
WRITE_MODE	_Btring	"WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"	"WRITE_ FIRST"	Specifies the behavior of the DOA/DOB port upon a write command to the respected port. If set to WRITE_FIRST", the same port that is written to displays the contents of the written data to the outputs upon completion of the operation. "READ_FIRST" displays the prior contents of the RAM to the output port prior to writing the new data. "NO_CHANGE" keeps the previous value on the output port and won't update the output port upon a write command. This is the suggested mode if not using the read data from a particular port of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
```

```
-- RAMB16_S9_S9: Virtex-II/II-Pro, Spartan-3/3E 2k x 8 + 1 Parity bit Dual-Port RAM
-- Xilinx HDL Libraries Guide, version 10.1
RAMB16_S9_S9_inst : RAMB16_S9_S9
generic map (
INIT_A => X"000", -- Value of output RAM registers on Port A at startup
INIT_B => X"000", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"000", -- Port A ouput value upon SSR assertion SRVAL_B => X"000", -- Port B ouput value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
-- Address 0 to 511
```

```
-- Address 512 to 1023
-- Address 1024 to 1535
-- Address 1536 to 2047
-- The next set of INITP_xx are for the parity bits
-- Address 0 to 511
-- Address 512 to 1023
-- Address 1024 to 1535
```

```
-- Address 1536 to 2047
port map (
DOA => DOA,
            -- Port A 8-bit Data Output
DOB => DOB,
            -- Port B 8-bit Data Output
DOPA => DOPA,
            -- Port A 1-bit Parity Output
DOPB => DOPB,
            -- Port B 1-bit Parity Output
ADDRA => ADDRA,
            -- Port A 11-bit Address Input
ADDRB => ADDRB, -- Port B 11-bit Address Input
CLKA => CLKA,
            -- Port A Clock
CLKB => CLKB,
            -- Port B Clock
DIA => DIA,
            -- Port A 8-bit Data Input
DIB => DIB,
            -- Port B 8-bit Data Input
DIPA => DIPA,
           -- Port A 1-bit parity Input
DIPB => DIPB,
            -- Port-B 1-bit parity Input
           -- Port A RAM Enable Input
ENA => ENA,
            -- PortB RAM Enable Input
ENB => ENB,
SSRA => SSRA,
            -- Port A Synchronous Set/Reset Input
SSRB => SSRB,
            -- Port B Synchronous Set/Reset Input
WEA => WEA,
            -- Port A Write Enable Input
WEB => WEB
            -- Port B Write Enable Input
);
-- End of RAMB16_S9_S9_inst instantiation
```

Verilog Instantiation Template

```
// RAMB16_S9_S9: Spartan-3/3E/3A/3AN/3AD 2k \times 8 + 1 Parity bit Dual-Port RAM
// Xilinx HDL Libraries Guide, version 10.1
RAMB16_S9_S9 #(
.INIT_A(9'h000), // Value of output RAM registers on Port A at startup
.INIT_B(9'h000), // Value of output RAM registers on Port B at startup
.SRVAL_A(9'h000), // Port A output value upon SSR assertion
.SRVAL_B(9'h000), // Port B output value upon SSR assertion
.WRITE_MODE_A("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.WRITE_MODE_B("WRITE_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
.SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY",
                       "ALL"
// The following INIT_xx declarations specify the initial contents of the RAM
// Address 0 to 511
// Address 512 to 1023
```

```
// Address 1024 to 1535
// Address 1536 to 2047
// The next set of INITP_xx are for the parity bits
// Address 0 to 511
// Address 512 to 1023
// Address 1024 to 1535
// Address 1536 to 2047
) RAMB16_S9_S9_inst (
// Port A 8-bit Data Output
.DOA(DOA),
// Port B 8-bit Data Output
.DOB(DOB),
```


```
// Port A 1-bit Parity Output
.DOPA(DOPA),
                     // Port B 1-bit Parity Output
.DOPB(DOPB),
                      // Port A 11-bit Address Input
.ADDRA(ADDRA),
.ADDRB(ADDRB),
                      // Port B 11-bit Address Input
.CLRA(CLKA), // Port A Clock
.CLKB(CLKB), // Port B Clock
.DIA(DIA), // Port A 8-bit Data Input
.DIB(DIB), // Port B 8-bit Data Input
.DIPA(DIPA), // Port A 1-bit parity Input
.DIPB(DIPB), // Port-B 1-bit parity Input
.ENA(ENA), // Port A RAM Enable Input
.ENB(ENB)
                      // Port B RAM Enable Input
.ENB(ENB),
.SSRA(SSRA),
                  // Port A Synchronous Set/Reset Input
                   // Port B Synchronous Set/Reset Input
.SSRB(SSRB),
.WEA(WEA),
                     // Port A Write Enable Input
.WEB(WEB)
                      // Port B Write Enable Input
);
// End of RAMB16_S9_S9_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

ROM128X1

Primitive: 128-Deep by 1-Wide ROM



Introduction

This design element is a 128-word by 1-bit read-only memory. The data output (O) reflects the word selected by the 7-bit address (A6 – A0). The ROM is initialized to a known value during configuration with the INIT=value parameter. The value consists of 32 hexadecimal digits that are written into the ROM from the most-significant digit A=FH to the least-significant digit A=0H. An error occurs if the INIT=value is not specified.

Logic Table

Input				Output
I0	I1	I2	I3	О
0	0	0	0	INIT(0)
0	0	0	1	INIT(1)
0	0	1	0	INIT(2)
0	0	1	1	INIT(3)
0	1	0	0	INIT(4)
0	1	0	1	INIT(5)
0	1	1	0	INIT(6)
0	1	1	1	INIT(7)
1	0	0	0	INIT(8)
1	0	0	1	INIT(9)
1	0	1	0	INIT(10)
1	0	1	1	INIT(11)
1	1	0	0	INIT(12)
1	1	0	1	INIT(13)
1	1	1	0	INIT(14)
1	1	1	1	INIT(15)

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 128-Bit Value	All zeros	Specifies the contents of the ROM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- ROM128X1: 128 x 1 Asynchronous Distributed => LUT ROM
            Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
ROM128X1_inst : ROM128X1
generic map (
port map (
O => O, -- ROM output
A0 => A0, -- ROM address[0]
A1 => A1, -- ROM address[1]
A2 => A2, -- ROM address[2]
A3 => A3, -- ROM address[3]
A4 \Rightarrow A4, -- ROM address[4]
A5 => A5, -- ROM address[5]
A6 => A6 -- ROM address[6]
);
-- End of ROM128X1_inst instantiation
```

Verilog Instantiation Template

```
// ROM128X1: 128 x 1 Asynchronous Distributed (LUT) ROM
// Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1

ROM128X1 #(
.INIT(128 h000000000000000000000000000000) // Contents of ROM) ROM128X1_inst (
.0(0), // ROM output
.A0(A0), // ROM address[0]
.A1(A1), // ROM address[1]
.A2(A2), // ROM address[2]
.A3(A3), // ROM address[3]
.A4(A4), // ROM address[4]
.A5(A5), // ROM address[5]
.A6(A6) // ROM address[6]
);
```


// End of ROM128X1_inst instantiation

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

ROM16X1

Primitive: 16-Deep by 1-Wide ROM



Introduction

This design element is a 16-word by 1-bit read-only memory. The data output (O) reflects the word selected by the 4-bit address (A3 – A0). The ROM is initialized to a known value during configuration with the INIT=value parameter. The value consists of four hexadecimal digits that are written into the ROM from the most-significant digit A=FH to the least-significant digit A=0H. For example, the INIT=10A7 parameter produces the data stream: 0001 0000 1010 0111 An error occurs if the INIT=value is not specified.

Logic Table

Input		Output		
10	I1	I2	I3	О
0	0	0	0	INIT(0)
0	0	0	1	INIT(1)
0	0	1	0	INIT(2)
0	0	1	1	INIT(3)
0	1	0	0	INIT(4)
0	1	0	1	INIT(5)
0	1	1	0	INIT(6)
0	1	1	1	INIT(7)
1	0	0	0	INIT(8)
1	0	0	1	INIT(9)
1	0	1	0	INIT(10)
1	0	1	1	INIT(11)
1	1	0	0	INIT(12)
1	1	0	1	INIT(13)
1	1	1	0	INIT(14)
1	1	1	1	INIT(15)

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Specifies the contents of the ROM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// ROM16X1: 16 x 1 Asynchronous Distributed (LUT) ROM
// All FPGAs
// Xilinx HDL Libraries Guide, version 10.1

ROM16X1 #(
.INIT(16'h0000) // Contents of ROM
) ROM16X1_inst (
.O(O), // ROM output
.A0(A0), // ROM address[0]
.A1(A1), // ROM address[1]
.A2(A2), // ROM address[2]
.A3(A3) // ROM address[3]
);

// End of ROM16X1_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

ROM256X1

Primitive: 256-Deep by 1-Wide ROM



Introduction

This design element is a 256-word by 1-bit read-only memory. The data output (O) reflects the word selected by the 8-bit address (A7– A0). The ROM is initialized to a known value during configuration with the INIT=value parameter. The value consists of 64 hexadecimal digits that are written into the ROM from the most-significant digit A=FH to the least-significant digit A=0H.

An error occurs if the INIT=value is not specified.

Logic Table

Input				Output
10	I1	I2	I3	0
0	0	0	0	INIT(0)
0	0	0	1	INIT(1)
0	0	1	0	INIT(2)
0	0	1	1	INIT(3)
0	1	0	0	INIT(4)
0	1	0	1	INIT(5)
0	1	1	0	INIT(6)
0	1	1	1	INIT(7)
1	0	0	0	INIT(8)
1	0	0	1	INIT(9)
1	0	1	0	INIT(10)
1	0	1	1	INIT(11)
1	1	0	0	INIT(12)
1	1	0	1	INIT(13)
1	1	1	0	INIT(14)
1	1	1	1	INIT(15)

Design Entry Method

Instantiation	Yes	
Inference	Recommended	
Coregen and wizards	No	
Macro support	No	

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 256-Bit Value	All zeros	Specifies the contents of the ROM.

VHDL Instantiation Template

```
Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;
```

```
use UNISIM.vcomponents.all;
-- ROM256X1: 256 x 1 Asynchronous Distributed => LUT ROM
           Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
ROM256X1_inst : ROM256X1
generic map (
port map (
O => O, -- ROM output
A0 => A0, -- ROM address[0]
A1 => A1, -- ROM address[1]
A2 => A2, -- ROM address[2]
A3 => A3, -- ROM address[3]
A4 \Rightarrow A4, -- ROM address[4]
A5 => A5, -- ROM address[5]
A6 => A6, -- ROM address[6]
A7 => A7 -- ROM address[7]
);
-- End of ROM256X1_inst instantiation
```

Verilog Instantiation Template


```
.A6(A6), // ROM address[6]
.A7(A7) // ROM address[7]
);
// End of ROM256X1_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

ROM32X1

Primitive: 32-Deep by 1-Wide ROM



Introduction

This design element is a 32-word by 1-bit read-only memory. The data output (O) reflects the word selected by the 5-bit address (A4 – A0). The ROM is initialized to a known value during configuration with the INIT=value parameter. The value consists of eight hexadecimal digits that are written into the ROM from the most-significant digit A=1FH to the least-significant digit A=00H.

For example, the INIT=10A78F39 parameter produces the data stream: 0001 0000 1010 0111 1000 1111 0011 1001 An error occurs if the INIT=value is not specified.

Logic Table

			Output	
10	I1	I2	I3	0
0	0	0	0	INIT(0)
0	0	0	1	INIT(1)
0	0	1	0	INIT(2)
0	0	1	1	INIT(3)
0	1	0	0	INIT(4)
0	1	0	1	INIT(5)
0	1	1	0	INIT(6)
0	1	1	1	INIT(7)
1	0	0	0	INIT(8)
1	0	0	1	INIT(9)
1	0	1	0	INIT(10)
1	0	1	1	INIT(11)
1	1	0	0	INIT(12)
1	1	0	1	INIT(13)
1	1	1	0	INIT(14)
1	1	1	1	INIT(15)

Design Entry Method

Instantiation	Yes	
Inference	Recommended	
Coregen and wizards	No	
Macro support	No	

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 32-Bit Value	All zeros	Specifies the contents of the ROM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

Verilog Instantiation Template

```
// ROM32X1: 32 x 1 Asynchronous Distributed (LUT) ROM
// All FPGAs
// Xilinx HDL Libraries Guide, version 10.1

ROM32X1 #(
.INIT(32'h000000000) // Contents of ROM
) ROM32X1_inst (
.O(O), // ROM output
.AO(AO), // ROM address[0]
.A1(A1), // ROM address[1]
.A2(A2), // ROM address[2]
.A3(A3), // ROM address[3]
.A4(A4) // ROM address[4]
);

// End of ROM32X1_inst instantiation
```

For More Information

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

ROM64X1

Primitive: 64-Deep by 1-Wide ROM



Introduction

This design element is a 64-word by 1-bit read-only memory. The data output (O) reflects the word selected by the 6-bit address (A5 – A0). The ROM is initialized to a known value during configuration with the INIT=value parameter. The value consists of 16 hexadecimal digits that are written into the ROM from the most-significant digit A=FH to the least-significant digit A=0H. An error occurs if the INIT=value is not specified.

Logic Table

Input		Output		
10	I1	I2	I3	О
0	0	0	0	INIT(0)
0	0	0	1	INIT(1)
0	0	1	0	INIT(2)
0	0	1	1	INIT(3)
0	1	0	0	INIT(4)
0	1	0	1	INIT(5)
0	1	1	0	INIT(6)
0	1	1	1	INIT(7)
1	0	0	0	INIT(8)
1	0	0	1	INIT(9)
1	0	1	0	INIT(10)
1	0	1	1	INIT(11)
1	1	0	0	INIT(12)
1	1	0	1	INIT(13)
1	1	1	0	INIT(14)
1	1	1	1	INIT(15)

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Specifies the contents of the ROM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- ROM64X1: 64 x 1 Asynchronous Distributed => LUT ROM
            Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
ROM64X1_inst : ROM64X1
generic map (
INIT => X"0000000000000000")
port map (
O => O, -- ROM output
A0 => A0, -- ROM address[0]
A1 => A1, -- ROM address[1]
A2 => A2, -- ROM address[2]
A3 => A3, -- ROM address[3]
A4 => A4, -- ROM address[4]
A5 => A5 -- ROM address[5]
);
-- End of ROM64X1_inst instantiation
```

```
// ROM64X1: 64 x 1 Asynchronous Distributed (LUT) ROM
// Virtex-II/II-Pro/4/5, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1


ROM64X1 #(
.INIT(64'h0000000000000000) // Contents of ROM
) ROM64X1_inst (
.O(O), // ROM output
.AO(AO), // ROM address[0]
.A1(A1), // ROM address[1]
.A2(A2), // ROM address[2]
.A3(A3), // ROM address[3]
.A4(A4), // ROM address[4]
.A5(A5) // ROM address[5]
);

// End of ROM64X1_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

SRL₁₆

Primitive: 16-Bit Shift Register Look-Up-Table (LUT)



Introduction

This design element is a shift register look-up table (LUT). The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = $(8 \times A3) + (4 \times A2) + (2 \times A1) + A0 + 1$ If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

The data (D) is loaded into the first bit of the shift register during the Low-to-High clock (CLK) transition. During subsequent Low-to-High clock transitions data shifts to the next highest bit position while new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached.

Logic Table

Inputs			Output		
Am	CLK	D	Q		
Am	X	X	Q(Am)		
Am D			Q(Am - 1)		
m= 0, 1, 2, 3	m= 0, 1, 2, 3				

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of Q output after configuration.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- SRL16: 16-bit shift register LUT operating on posedge of clock
          All FPGAs
-- Xilinx HDL Libraries Guide, version 10.1
SRL16_inst : SRL16
generic map (
INIT => X"0000")
port map (
Q => Q,
              -- SRL data output
A0 => A0,
              -- Select[0] input
A1 \Rightarrow A1
             -- Select[1] input
A2 => A2,
              -- Select[2] input
A3 \Rightarrow A3
              -- Select[3] input
CLK => CLK,
             -- Clock input
D => D
              -- SRL data input
);
-- End of SRL16_inst instantiation
```


Verilog Instantiation Template

```
// SRL16: 16-bit shift register LUT operating on posedge of clock
         All FPGAs
// Xilinx HDL Libraries Guide, version 10.1
SRL16 #(
.INIT(16'h0000) // Initial Value of Shift Register
) SRL16_inst (
       // SRL data output
.Q(Q),
           // Select[0] input
.A0(A0),
.A1(A1),
            // Select[1] input
            // Select[2] input
.A2(A2),
            // Select[3] input
.A3(A3),
           // Clock input
.CLK(CLK),
.D(D)
            // SRL data input
);
// End of SRL16_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

SRL16 1

Primitive: 16-Bit Shift Register Look-Up-Table (LUT) with Negative-Edge Clock



Introduction

This design element is a shift register look-up table (LUT). The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = $(8 \times A3) + (4 \times A2) + (2 \times A1) + A0 + 1$ If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

The data (D) is loaded into the first bit of the shift register during the High-to-Low clock (CLK) transition. During subsequent High-to-Low clock transitions data shifts to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached.

Logic Table

Inputs			Output	
Am	CLK	D	Q	
Am	X	X	Q(Am)	
Am	Q(Am - 1)			
m= 0, 1, 2, 3				

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of Q output after configuration

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- SRL16_1: 16-bit shift register LUT operating on negedge of clock
            All FPGAs
-- Xilinx HDL Libraries Guide, version 10.1
SRL16_1_inst : SRL16_1
generic map (
INIT => X"0000")
port map (
Q \Rightarrow Q
               -- SRL data output
           -- Select[0] input
A0 \Rightarrow A0,
A1 \Rightarrow A1,
             -- Select[1] input
A2 \Rightarrow A2,
             -- Select[2] input
A3 => A3,
             -- Select[3] input
CLK => CLK, -- Clock input
D => D
              -- SRL data input
);
-- End of SRL16_1_inst instantiation
```


Verilog Instantiation Template

```
// SRL16_1: 16-bit shift register LUT operating on negedge of clock
            All FPGAs
// Xilinx HDL Libraries Guide, version 10.1
SRL16_1 #(
.INIT(16'h0000) // Initial Value of Shift Register
) SRL16_1_inst (
.Q(Q),
          // SRL data output
           // Select[0] input
// Select[1] input
.A0(A0),
.A1(A1),
             // Select[2] input
.A2(A2),
.A3(A3),
           // Select[3] input
.CLK(CLK),
           // Clock input
.D(D)
             // SRL data input
);
// End of SRL16_1_inst instantiation
```

- See the Spartan-3E User Guide.
- See the *Spartan-3E Data Sheets*.

SRL16E

Primitive: 16-Bit Shift Register Look-Up-Table (LUT) with Clock Enable



Introduction

This design element is a shift register look-up table (LUT). The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = $(8 \times A3) + (4 \times A2) + (2 \times A1) + A0 + 1$ If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

When CE is High, the data (D) is loaded into the first bit of the shift register during the Low-to-High clock (CLK) transition. During subsequent Low-to-High clock transitions, when CE is High, data shifts to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached. When CE is Low, the register ignores clock transitions.

Logic Table

Inputs	Output			
Am	CE	CLK	D	Q
Am	0	Х	X	Q(Am)
Am	1		D	Q(Am - 1)
m= 0, 1, 2, 3	-			

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.


```
Library UNISIM;
use UNISIM.vcomponents.all;
-- SRL16E: 16-bit shift register LUT with clock enable operating on posedge of clock
        All FPGAs
-- Xilinx HDL Libraries Guide, version 10.1
SRL16E_inst : SRL16E
generic map (
INIT => X"0000")
port map (
              -- SRL data output
Q => Q,
A0 \Rightarrow A0,
             -- Select[0] input
A1 => A1,
             -- Select[1] input
A2 \Rightarrow A2
              -- Select[2] input
A3 => A3,
              -- Select[3] input
CE => CE,
              -- Clock enable input
CLK => CLK,
              -- Clock input
              -- SRL data input
D => D
);
-- End of SRL16E_inst instantiation
```

```
// SRL16E: 16-bit shift register LUT with clock enable operating on posedge of clock
         All FPGAs
// Xilinx HDL Libraries Guide, version 10.1
SRL16E #(
.INIT(16'h0000) // Initial Value of Shift Register
) SRL16E_inst (
           // SRL data output
.Q(Q),
           // Select[0] input
.A0(A0),
.A1(A1),
           // Select[1] input
            // Select[2] input
.A2(A2),
.A3(A3),
            // Select[3] input
.CE(CE),
            // Clock enable input
            // Clock input
.CLK(CLK),
            // SRL data input
.D(D)
);
// End of SRL16E_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

SRL16E_1

Primitive: 16-Bit Shift Register Look-Up-Table (LUT) with Negative-Edge Clock and Clock Enable



Introduction

This design element is a shift register look up table (LUT) with clock enable (CE). The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = $(8 \times A3) + (4 \times A2) + (2 \times A1) + A0 + 1$ If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

When CE is High, the data (D) is loaded into the first bit of the shift register during the High-to-Low clock (CLK) transition. During subsequent High-to-Low clock transitions, when CE is High, data is shifted to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached. When CE is Low, the register ignores clock transitions.

Logic Table

	Output					
Am	CE	CLK	D	Q		
Am	0	X	X	Q(Am)		
Am	1	Ø	D	Q(Am - 1)		
m= 0, 1, 2, 3						

Design Entry Method

Instantiation	Yes	
Inference	Recommended	
Coregen and wizards	No	
Macro support	No	

Available Attributes

Attribute	Type	Allowed Values	Default	Description
INIT	Hexadecimal	16-Bit Hexadecimal		Sets the initial value of content and output of shift register after configuration.

VHDL Instantiation Template

```
Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM; use UNISIM.vcomponents.all;

-- SRL16E 1: 16-bit shift register LUT with clock enable operating on negedge of clo
```

```
-- SRL16E_1: 16-bit shift register LUT with clock enable operating on negedge of clock
             All FPGAs
-- Xilinx HDL Libraries Guide, version 10.1
SRL16E_1_inst : SRL16E_1
generic map (
INIT => X"0000")
port map (
Q => Q,
              -- SRL data output
              -- Select[0] input
-- Select[1] input
A0 => A0,
A1 => A1,
A2 \Rightarrow A2
              -- Select[2] input
A3 => A3
              -- Select[3] input
CE => CE,
             -- Clock enable input
CLK => CLK, -- Clock input
D => D
              -- SRL data input
);
-- End of SRL16E_1_inst instantiation
```


Verilog Instantiation Template

```
// SRL16E_1: 16-bit shift register LUT with clock enable operating on negedge of clock
            All FPGAs
// Xilinx HDL Libraries Guide, version 10.1
SRL16E_1 #(
.INIT(16'h0000) // Initial Value of Shift Register
) SRL16E_1_inst (
         // SRL data output
.0(0),
           // Select[0] input
.A0(A0),
.A1(A1),
          // Select[1] input
.A2(A2),
           // Select[2] input
.A3(A3),
           // Select[3] input
            // Clock enable input
.CE(CE),
            // Clock input
.CLK(CLK),
            // SRL data input
.D(D)
);
// End of SRL16E_1_inst instantiation
```

- See the Spartan-3E User Guide.
- See the *Spartan-3E Data Sheets*.

SRLC16

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry



Introduction

This design element is a shift register look-up table (LUT) with Carry. The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = $(8 \times A3) + (4 \times A2) + (2 \times A1) + A0 + 1$ If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

The data (D) is loaded into the first bit of the shift register during the Low-to-High clock (CLK) transition. During subsequent Low-to-High clock transitions data shifts to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached. The Q15 output is available for you in cascading to multiple shift register LUTs to create larger shift registers.

Logic Table

Inputs			Output		
Am	CLK	D	Q		
Am	X	X	Q(Am)		
Am		D	Q(Am - 1)		
m= 0, 1, 2, 3					

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecima	l Any 16-Bit Valuel	All zeros	Sets the initial value of content and output of shift register after configuration.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.


```
Library UNISIM;
use UNISIM.vcomponents.all;
-- SRLC16: 16-bit cascadable shift register LUT operating on posedge of clock
           Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
SRLC16_inst : SRLC16
generic map (
INIT => X"0000")
port map (
Q => Q,
              -- SRL data output
Q15 => Q15,
            -- Carry output (connect to next SRL)
A0 \Rightarrow A0, -- Select[0] input
A1 => A1,
             -- Select[1] input
A2 \Rightarrow A2
              -- Select[2] input
A3 => A3,
              -- Select[3] input
             -- Clock input
CLK => CLK,
              -- SRL data input
D => D
);
-- End of SRLC16_inst instantiation
```

```
// SRLC16: 16-bit cascadable shift register LUT operating on posedge of clock
          Virtex-II/II-Pro/4, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1
SRLC16 #(
.INIT(16'h0000) // Initial Value of Shift Register
) SRLC16_inst (
            // SRL data output
.Q(Q),
           // Carry output (connect to next SRL)
.Q15(Q15),
.A0(A0),
           // Select[0] input
.A1(A1),
            // Select[1] input
.A2(A2),
            // Select[2] input
.A3(A3),
            // Select[3] input
            // Clock input
.CLK(CLK),
            // SRL data input
.D(D)
);
// End of SRLC16_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

SRLC16 1

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry and Negative-Edge Clock



Introduction

This design element is a shift register look-up table (LUT) with carry and a negative-edge clock. The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = $(8 \times A3) + (4 \times A2) + (2 \times A1) + A0 + 1$ If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

The Q15 output is available for your use in cascading multiple shift register LUTs to create larger shift registers.

Logic Table

Inputs			Output			
Am	CLK	D	Q	Q15		
Am	X	Χ	Q(Am)	No Change		
Am		D	Q(Am - 1)	Q14		
m= 0, 1, 2, 3						

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecima	l Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- SRLC16_1: 16-bit cascadable shift register LUT operating on negedge of clock
-- Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
SRLC16_1_inst : SRLC16_1
generic map (
INIT => X"0000")
port map (
Q => Q,
               -- SRL data output
Q15 => Q15,
              -- Carry output (connect to next SRL)
A0 => A0,
              -- Select[0] input
A1 => A1,
              -- Select[1] input
A2 \Rightarrow A2
               -- Select[2] input
A3 => A3,
              -- Select[3] input
CLK => CLK,
              -- Clock input
D => D
               -- SRL data input
-- End of SRLC16_1_inst instantiation
```


Verilog Instantiation Template

```
// SRLC16_1: 16-bit cascadable shift register LUT operating on negedge of clock
              Virtex-II/II-Pro/4, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1
SRLC16_1 #(
.INIT(16'h0000) // Initial Value of Shift Register
) SRLC16_1_inst (
             // SRL data output
.0(0),
            // Carry output (connect to next SRL)
// Select[0] input
.Q15(Q15),
.AO(AO), // Select[...
A1(A1), // Select[1] input
            // Select[2] input
.A2(A2),
.A3(A3),
            // Select[3] input
.CLK(CLK),
            // Clock input
.D(D)
             // SRL data input
// End of SRLC16_1_inst instantiation
```

- See the Spartan-3E User Guide.
- See the *Spartan-3E Data Sheets*.

SRLC16E

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry and Clock Enable



Introduction

This design element is a shift register look-up table (LUT) with carry and clock enable. The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = $(8 \times A3) + (4 \times A2) + (2 \times A1) + A0 + 1$ If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

The data (D) is loaded into the first bit of the shift register during the Low-to-High clock (CLK) transition. When CE is High, during subsequent Low-to-High clock transitions, data shifts to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached.

The Q15 output is available for you in cascading to multiple shift register LUTs to create larger shift registers.

Logic Table

Inputs		Output					
Am	CLK	CE	D	Q	Q15		
Am	Х	0	X	Q(Am)	Q(15)		
Am	X	1	X	Q(Am)	Q(15)		
Am		1	D	Q(Am - 1)	Q15		
m= 0, 1, 2, 3	m = 0, 1, 2, 3						

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	e Type	Allowed Values	Default	Description
INIT	Hexadecimal	Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;


```
use UNISIM.vcomponents.all;
-- SRLC16E: 16-bit cascable shift register LUT with clock enable operating on posedge of clock
            Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
SRLC16E_inst : SRLC16E
generic map (
INIT => X"0000")
port map (
              -- SRL data output
Q => Q,
Q15 => Q15,
            -- Carry output (connect to next SRL)
A0 => A0,
            -- Select[0] input
A1 => A1,
             -- Select[1] input
A2 \Rightarrow A2,
              -- Select[2] input
              -- Select[3] input
A3 => A3
             -- Clock enable input
CE => CE,
CLK => CLK, -- Clock input
D => D
              -- SRL data input
);
-- End of SRLC16E_inst instantiation
```

```
// SRLC16E: 16-bit cascadable shift register LUT with clock enable operating on posedge of clock
            Virtex-II/II-Pro/4, Spartan-3/3E/3A
//
// Xilinx HDL Libraries Guide, version 10.1
SRLC16E #(
.INIT(16'h0000) // Initial Value of Shift Register
) SRLC16E_inst (
            // SRL data output
.Q15(Q15),
           // Carry output (connect to next SRL)
.A0(A0),
            // Select[0] input
.A1(A1),
            // Select[1] input
.A2(A2),
             // Select[2] input
             // Select[3] input
.A3(A3),
            // Clock enable input
.CE(CE).
.CLK(CLK),
            // Clock input
             // SRL data input
.D(D)
);
// End of SRLC16E_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

SRLC16E 1

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Carry, Negative-Edge Clock, and Clock Enable



Introduction

This design element is a shift register look-up table (LUT) with carry, clock enable, and negative-edge clock. The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = $(8 \times A3) + (4 \times A2) + (2 \times A1) + A0 + 1$ If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

When CE is High, the data (D) is loaded into the first bit of the shift register during the High-to-Low clock (CLK) transition. During subsequent High-to-Low clock transitions data shifts to the next highest bit position as new data is loaded when CE is High. The data appears on the Q output when the shift register length determined by the address inputs is reached.

The Q15 output is available for your use in cascading multiple shift register LUTs to create larger shift registers.

Logic Table

Inputs				Output	
Am	CE	CLK	D	Q	Q15
Am	0	X	X	Q(Am)	No Change
Am	1	X	X	Q(Am)	No Change
Am	1		D	Q(Am -1)	Q14
m= 0, 1, 2, 3					

Design Entry Method

Instantiation	Yes
Inference	Recommended

Coregen and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecima	l Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- SRLC16E_1: 16-bit shift register LUT with clock enable operating on negedge of clock
               Virtex-II/II-Pro, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 10.1
SRLC16E_1_inst : SRLC16E_1
generic map (
INIT => X"0000")
port map (
Q => Q,
               -- SRL data output
Q15 => Q15,
             -- Carry output (connect to next SRL)
A0 \Rightarrow A0
              -- Select[0] input
              -- Select[1] input
-- Select[2] input
A1 \Rightarrow A1
A2 \Rightarrow A2
              -- Select[3] input
A3 => A3
              -- Clock enable input
CE => CE,
CLK => CLK,
              -- Clock input
D => D
              -- SRL data input
);
-- End of SRLC16E_1_inst instantiation
```


```
// SRLC16E_1: 16-bit shift register LUT with clock enable operating on negedge of clock
              Virtex-II/II-Pro/4, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 10.1
SRLC16E_1 #(
.INIT(16'h0000) // Initial Value of Shift Register
) SRLC16E_1_inst (
            // SRL data output
.Q(Q),
.Q15(Q15),
            // Carry output (connect to next SRL)
            // Select[0] input
.A0(A0),
.A1(A1),
            // Select[1] input
.A2(A2),
            // Select[2] input
.A3(A3),
            // Select[3] input
             // Clock enable input
.CE(CE),
             // Clock input
.CLK(CLK),
.D(D)
             // SRL data input
```

```
);
// End of SRLC16E_1_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

STARTUP_SPARTAN3E

Primitive: Spartan-3E User Interface to the GSR, GTS, Configuration Startup Sequence and Multi-Boot Trigger Circuitry



Introduction

This design element allows the connection of ports, or your circuitry, to control certain dedicated circuitry and routes within the FPGA. Signals connected the GSR port of this component can control the global set/reset (referred to as GSR) of the device. The GSR net connects to all registers in the device and places the registers into their initial value state. Connecting a signal to the GTS port connects to the dedicated route controlling the three-state outputs of every pin in the device. Connecting a clock signal to the CLK input allows the startup sequence after configuration to be synchronized to a user-defined clock. The MBT (Multi-Boot Trigger) pin allows the triggering of a new configuration when the device is properly set up for this feature.

Design Entry Method

Instantiation	Recommended
Inference	No
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
// STARTUP_SPARTAN3E: Startup primitive for GSR, GTS, startup sequence control // and Multi-Boot Configuration Trigger. Spartan-3E
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

XORCY

Primitive: XOR for Carry Logic with General Output



Introduction

This design element is a special XOR with general O output that generates faster and smaller arithmetic functions. The XORCY primitive is a dedicated XOR function within the carry-chain logic of the slice. It allows for fast and efficient creation of arithmetic (add/subtract) or wide logic functions (large AND/OR gate).

Logic Table

Input		Output
LI	CI	0
0	0	0
0	1	1
1	0	1
1	1	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template

```
// XORCY: Carry-Chain XOR-gate with general output
// For use with All FPGAs
// Xilinx HDL Libraries Guide, version 10.1

XORCY XORCY_inst (
.0(0), // XOR output signal
.CI(CI), // Carry input signal
.LI(LI) // LUT4 input signal
);

// End of XORCY_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

XORCY_D

Primitive: XOR for Carry Logic with Dual Output



Introduction

This design element is a special XOR that generates faster and smaller arithmetic functions.

Logic Table

Input		Output
LI	CI	O and LO
0	0	0
0	1	1
1	0	1
1	1	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- XORCY_D: Carry-Chain XOR-gate with local and general outputs
-- Xilinx HDL Libraries Guide, version 10.1

XORCY_D_inst : XORCY_D
port map (
LO => LO, -- XOR local output signal
O => O, -- XOR general output signal
CI => CI, -- Carry input signal
LI => LI -- LUT4 input signal
);

-- End of XORCY_D_inst instantiation
```

Verilog Instantiation Template

```
// XORCY_D: Carry-Chain XOR-gate with local and general outputs
// For use with All FPGAs
// Xilinx HDL Libraries Guide, version 10.1

XORCY_D XORCY_D_inst (
    LO(LO), // XOR local output signal
    .O(O), // XOR general output signal
    .CI(CI), // Carry input signal
    .LI(LI) // LUT4 input signal
);

// End of XORCY_D_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.

XORCY_L

Primitive: XOR for Carry Logic with Local Output



Introduction

This design element is a special XOR with local LO output that generates faster and smaller arithmetic functions.

Logic Table

Input		Output
LI	CI	LO
0	0	0
0	1	1
1	0	1
1	1	0

Design Entry Method

Instantiation	Yes
Inference	Recommended
Coregen and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration. Library UNISIM;

```
use UNISIM.vcomponents.all;
-- XORCY_L: Carry-Chain XOR-gate with local => direct-connect ouput
-- Xilinx HDL Libraries Guide, version 10.1

XORCY_L_inst : XORCY_L
port map (
LO => LO, -- XOR local output signal
CI => CI, -- Carry input signal
LI => LI -- LUT4 input signal
);
-- End of XORCY_L_inst instantiation
```

```
// XORCY_L: Carry-Chain XOR-gate with local (direct-connect) ouput
```

```
// For use with All FPGAs
// Xilinx HDL Libraries Guide, version 10.1

XORCY_L XORCY_L_inst (
    .LO(LO), // XOR local output signal
    .CI(CI), // Carry input signal
    .LI(LI) // LUT4 input signal
);

// End of XORCY_L_inst instantiation
```

- See the *Spartan-3E User Guide*.
- See the *Spartan-3E Data Sheets*.