

Ouvrir l'outil « Vivado »:




Choisir le nom du projet :




<u>Sélectionner le composant cible :</u>






La fenêtre de gauche liste les différentes à franchir pour arriver à la programmation du composant


Choisir le langage VHDL:




Créer une nouvelle source dans la fenêtre « Sources » :




Choisir « design source » pour le type :




Lui donner un nom:



Lister ses entrées-sorties :



Ajouter les 3 librairies fondamentales en utilisant l'aide :



Compléter le programme du module « m e form » :

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
use IEEE.std logic unsigned.all;
entity m_e_form is
    Port ( clk : in STD LOGIC;
           TTL : in STD LOGIC;
           TTL mef : out STD LOGIC);
end m_e_form;
architecture Behavioral of m_e_form is
    type etat_type is (debut, mef, fin);
    signal etat : etat_type := debut;
    signal etat suiv : etat type ;
begin
process (clk)
begin
    if rising edge(clk) then
        etat <= etat suiv;
    end if;
end process;
```

```
process(etat, ttl)
begin
    case etat is
            when debut =>
                        ttl mef <= '0';
                        if ttl='1' then
                            etat suiv <= mef;
                        else
                            etat_suiv <= debut;
                        end if;
            when mef =>
                        ttl mef <= '1';
                        etat_suiv <= fin;
            when fin =>
                        ttl_mef <= '0';
                        if ttl='0' then
                            etat_suiv <= debut;
                            etat_suiv <= fin;
                        end if;
    end case;
end process;
end Behavioral;
```

Créer une nouvelle source de type « test bench » pour simuler « m e form » :




Choisir le type « simulation »:



Add Sources This guides you through the process of adding and creating sources for your project Add or create constraints Add or create design sources Add or create simulation sources Add or create DSP sources Add existing block design sources Add existing IP

Lui donner un nom parlant :




Compléter le fichier de simulation :


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity m_e_form_tb is
end m_e_form_tb;
architecture Behavioral of m_e_form_tb is
    -- déclaration du module à simuler
    component m_e_form is
        Port ( clk : in STD_LOGIC;
               ttl : in STD LOGIC;
               ttl_mef : out STD LOGIC);
    end component;
    -- délaration des signaux d'entrées
    signal clk : std logic := '0';
    signal ttl : std_logic := '0';
    -- délaration des signaux de sorties
    signal ttl_mef : std logic;
begin
    -- Connecter le module m_e_form (uut = unit under test)
     uut : m_e_form PORT MAP (
       clk => clk,
       ttl => ttl,
        ttl_mef => ttl_mef);
```

```
-- horloge 100 MHz : T = 10 ns
    clk_process :process
    begin
      clk <= '0';
      wait for 5 ns;
      clk <= '1';
      wait for 5 ns;
    end process;
    -- stimuli en entrée
   process
   begin
       ttl <= '0';
       wait for 50 ns;
       for i in 0 to 9 loop
       ttl <= '1';
       wait for 100 ns;
       tt1 <= '0';
       wait for 100 ns;
       end loop;
       wait;
              -- attente infinie
    end process;
end Behavioral;
```


Lancer la simulation pour vérifier le bon fonctionnement :



Ouvrir le schéma RTL : **RTL Analysis >> Schematic**



$\underline{\textit{Ouvrir le sch\'ema post synth\`ese}}: \textbf{Synthesis} >> \textbf{Open Synthesized Design} >> \textbf{Schematic}$



Comparer les 2 schémas!