

# **SOMMAIRE**





# I. EXTRAITS

## Intel 64 and IA-32 Architectures - Software Developer's Manual - volume I




Figure 2-3. The Intel Core Microarchitecture Pipeline Functionality




Figure 2-4. SIMD Extensions, Register Layouts, and Data Types






Figure 3-1. IA-32 Basic Execution Environment for Non-64-bit Modes




Figure 2-1. Intel 64 and IA-32 Architectures Instruction Format



# 2. JEU D'INSTRUCTIONS INTEL 8086

AAA	ASCII adjust AL after addition	HLT	Enter halt state
AAD	ASCII adjust AX before division	IDIV	Signed divide
AAM	ASCII adjust AX after multiplication	IMUL	Signed multiply
AAS	ASCII adjust AL after subtraction	IN	Input from port
ADC	Add with carry	INC	Increment by 1
ADD	Add	INT	Call to interrupt
AND	Logical AND	INTO	Call to interrupt if overflow
CALL	Call procedure	IRET	Return from interrupt
CBW	Convert byte to word	Jee	Jump if condition
ac	Clear carry flag	JMP	Jump
CLD	Clear direction flag	LAHF	Load flags into AH register
cu	Clear interrupt flag	LDS	Load pointer using DS
смс	Complement carry flag	LEA	Load Effective Address
CMP	Compare operands	LES	Load ES with pointer
СМРЅВ	Compare bytes in memory	LOCK	Assert BUS LOCK# signal
CMPSW	Compare words	LODSB	Load string byte
CWD	Convert word to doubleword	LODSW	Load string word
DAA	Decimal adjust AL after addition	LOOP/LOOPx	Loop control
DAS	Decimal adjust AL after subtraction	MOV	Move
DEC	Decrement by 1	MOVSB	Move byte from string to string
DIV	Unsigned divide	MOVSW	Move word from string to string
ESC	Used with floating-point unit	MUL	Unsigned multiply



Two's complement negation
No operation
Negate the operand, logical NOT
Logical OR
Output to port
Pop data from stack
Pop data from flags register
Push data onto stack
Push flags onto stack
Rotate left (with carry)
Rotate right (with carry)
Repeat MOVS/STOS/CMPS/LODS/SCAS
Return from procedure
Return from near procedure
Return from far procedure
Rotate left
Rotate right
Store AH into flags
Shift Arithmetically left (signed shift left)
Shift Arithmetically right (signed shift right)
Subtraction with borrow

	SCASB	Compare byte string										
	SCASW	Compare word string										
	SHL	Shift left (unsigned shift left)										
	SHR	Shift right (unsigned shift right)										
	STC	Set carry flag										
	STD	Set direction flag										
	STI	Set interrupt flag										
	STOSB	Store byte in string										
	stosw	Store word in string										
	SUB	Subtraction										
	TEST	Logical compare (AND)										
	WAIT	Wait until not busy										
	хснв	Exchange data										
	XLAT	Table look-up translation										
1	XOR	Exclusive OR										
I												



# 3. JEU D'INSTRUCTIONS INTEL SANDY BRIDGE

# Intel Sandy Bridge

#### List of instruction timings and µop breakdown

Explanation of column headings:

Operands: i = immediate data, r = register, mm = 64 bit mmx register, x = 128 bit xmm re-

gister, (x)mm = mmx or xmm register, y = 256 bit ymm register, same = same register for both operands. m = memory operand, m32 = 32-bit memory oper-

and, etc.

μορs fused domain: The number of μορs at the decode, rename, allocate and retirement stages in

the pipeline. Fused µops count as one.

μορs unfused domain: The number of μορs for each execution port. Fused μορs count as two. Fused macro-ops count as one. The instruction has μορ fusion if the sum of the num-

bers listed under p015 + p23 + p4 exceeds the number listed under µops fused domain. A number indicated as 1+ under a read or write port means a 256-bit read or write operation using two clock cycles for handling 128 bits each cycle. The port cannot receive another read or write µop in the second clock cycle, but a read port can receive an address-calculation µop in the second clock cycle. An x under p0, p1 or p5 means that at least one of the µops listed under p015 can optionally go to this port. For example, a 1 under p015 and an x under p0 and p5 means one µop which can go to either port 0 or port 5, whichever is vacant first. A value listed under p015 but nothing under p0, p1 and p5 means that

it is not known which of the three ports these µops go to.

p015: The total number of µops going to port 0, 1 and 5.
p0: The number of µops going to port 0 (execution units).
p1: The number of µops going to port 1 (execution units).
p5: The number of µops going to port 5 (execution units).

p23: The number of μops going to port 2 or 3 (memory read or address calculation).

p4: The number of μops going to port 4 (memory write data).

Latency: This is the delay that the instruction generates in a dependency chain. The

numbers are minimum values. Cache misses, misalignment, and exceptions may increase the clock counts considerably. Where hyperthreading is enabled, the use of the same execution units in the other thread leads to inferior performance. Denormal numbers, NAN's and infinity do not increase the latency. The time unit used is core clock cycles, not the reference clock cycles given by

the time stamp counter.

Reciprocal throughput: The average number of core clock cycles per instruction for a series of inde-

pendent instructions of the same kind in the same thread.

The latencies and throughputs listed below for addition and multiplication using full size YMM registers are obtained only after a warm-up period of a thousand instructions or more. The latencies may be one or two clock cycles longer and the reciprocal throughputs double the values for shorter sequences of code. There is no warm-up effect when vectors are 128 bits wide or less.

Integer instructions

Instruction	Operands	µops	ops µops unfused domain							Reci-	Com-
		fused	p015	p0	pl	р5	p23	p4	I		ments
		do-							ı	through-	
		main								put	
Move instructions											



MOV	r,r/i	1	1	x	x	x	l	l	1	0.33	1 1
MOV	r,m	1					1		2	0.5	all ad-
	_										dressing
											modes
MOV	m,r	1					1	1	3	1	1 1
MOV	m,i	1					1	1		1	1 1
MOVNTI	m,r	2					1	1	~350	1	1 1
MOVSX MOVZX	r,r	1	1	x	x	X			1	0.33	
MOVSXD											
MOVSX MOVZX	r,m	1					1			0.5	
MOVSXD		١.	١.						_		1 1
CMOVcc	r,r	2	2	x	X	X			2	1	1 1
CMOVœ	r,m	2	2	X	X	X	1		_	1	
XCHG	r,r	3	3	X	X	X			2	1	
XCHG	r,m	8					2	1	25		implicit
W. 4.			_				١.		_		lock
XLAT		3	2				1		7	1	1 1
PUSH	ŗ	1					1	1	3	1	
PUSH	i	1					1	1		1	
PUSH	m	2	١.				1	1		1	1 1
PUSHF(D/Q)		_	2	x	x	X		1			
PUSHA(D)		16	0				8	8	_	8	not 64 bit
POP	L	1	١.				1		2	0.5	1 1
POP	(E/R)SP	1	0				1	١.		0.5	
POP	m	2					2	1		1	
POPF(D/Q)		9	8	x	x	X	1 8			18	
POPA(D)		18	10				8			9	not 64 bit
LAHF SAHF		1	1						1	1	
SALC		3	3	١.					1	1	not 64 bit
LEA	r,m	1	1	1	١.	1			1	0.5	simple
LEA	r,m	1	1		1				3	1	or rip rel-
											ative
BSWAP	r32	1	1		1				1	1	
BSWAP	r64	2	2		2				2	i i	
PREFETCHNTA	m	1	-		-		1		-	0.5	
PREFETCHT0/1/2	m	l i					Ιi			0.5	
LFENCE		2					i	1		4	
MFENCE		3	1				1	i		33	
SFENCE		2	١.				l i	i		6	
5. 2.152		-					Ι.	١.		_	
Arithmetic instructions											
ADD SUB	r,r/i	1	1	x	x	x			1	0.33	1 1
ADD SUB	r,m	1	1	x	x	x	1			0.5	
ADD SUB	m,r/i	2	1	x	x	x	2	1	6	1	
SUB	r.same	1	0				-		0	0.25	1 1
ADC SBB	r,r/i	2	2	x	x	x			2	1	
ADC SBB	r,m	2	2	x	x	x	1		2	1	
ADC SBB	m,r/i	4	3	x	x	x	2	1	7	1.5	
CMP	r,r/i	1	1	x	x	x	-		1	0.33	
CMP	m,r/i	1	1	x	x	x	1		1	0.5	
•								'			' '



INC DEC NEG NOT			Odi	my D	- G							
AAA AAS  DAA DAS  AAD  AAD  AAD  AAD  AA	INC DEC NEG NOT	r	1	1	x	x	x		l	1	0.33	
DAA DAS AAD AAD AAM BACK BACK BACK BACK BACK BACK BACK BACK	INC DEC NEG NOT	m	3	1	x	x	x	2	1	6	2	
AAD  AAM  MAN  MULIMUL  R8  1 1 1 1  MULIMUL  R9  R1  R1  R1  R1  R1  R1  R1  R1  R1	AAA AAS		2	2						4		not 64 bit
AAM MULIMUL	DAA DAS		3	3						4		not 64 bit
MULIMUL r16 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	AAD		3	3						2		not 64 bit
MULIMUL r16 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	AAM		8	8						_	11	
MUL IMUL    16		r8		_		1						
MUL IMUL         r32         3         3         4         2         3         1         4         2         2         3         1         MUL IMUL         r64         2         2         2         3         1         IMUL         r64,r64,i         1         1         1         1         3         1         IMUL         MUL IMUL         r64,r64,i         1         1         1         3         1         IMUL         MUL IMUL         m8         1         1         1         3         1         MUL IMUL         m8         1         1         1         3         1         MUL IMUL         m8         1         1         1         3         1         MUL IMUL         m64         2         1         1         2         2         MUL IMUL         m64         2         1						١.					_	1 1
MUL IMUL         r, r												1 1
MUL												1 1
MUL						1					_	
MUL			_			١.						
MUL   MUL				_		4					_	
MUL IMUL  MUL IMUL  MUL IMUL  MUL IMUL  MUL IMUL  MAUL  MUL IMUL  MAUL  MUL  MUL  MUL  MUL  MUL  MUL				_		I -						
MUL IMUL         m16         4         3         1         2           MUL IMUL         m32         3         2         1         1         2           MUL IMUL         m64         2         1         1         1         2           IMUL         r,m         1         1         1         1         1         1           IMUL         r16,m16,i         2         2         1 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>١.</td> <td></td> <td></td> <td>_</td> <td>1 1</td>								١.			_	1 1
MUL IMUL  MUL IMUL  MUL IMUL  MOH  MUL IMUL  MOH  MOH  MUL IMUL  MOH  MOH  MUL IMUL  MOH  MOH  MUL  MOH  MOH  MUL  MOH  MOH  MOH  MUL  MOH  MOH  MOH  MOH  MOH  MOH  MOH  MO	1		_			١.				,	_	1 1
MUL IMUL    MUL   MUL   m64			1 -	_								
MUL				_								
IMUL			_			١.					_	
MUL   r32,m32,i						١.						1 1
IMUL						١.		ı				1 1
DIV   PR												
DIV   r16				_		1		1				
DIV   r32   10   10   20-28   11-18   30-94   22-76   21-24   11-14   10   10   10   21-25   11-14   10   10   10   21-25   11-14   10   10   10   10   20-27   11-18   10   10   10   10   20-27   11-18   10   10   10   10   20-27   11-18   10   10   10   20-27   11-18   10   10   10   10   20-27   11-18   10   10   10   10   10   10   10												
DIV			I .									1 1
IDIV				10								
IDIV				١								1 1
IDIV												
IDIV												
CBW CBW CBDE CWDE CDQE CWD CQC CWD CQC CWD CQC T,r,r T,r T,r T,r T,r T,r T,r T,r T,r T			_	9								1 1
CWDE CDQE CDQE CWD CQO	IDIV	r64								40-103	25-84	
CDQE CWD CQQ CQQ CQQ CQQ CQQ CQQ CQQ CQQ CQQ CQ	CBW		1	1						1	0.5	
CWD CDQ CQO 1 1 1 1 1 1 0.5  POPCNT POPCNT F,r 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	CWDE		1	1			1			1	1	1 1
CDQ	CDQE		1	1						1	0.5	
CDQ	CWD		2	2						1	1	
CQO         1         1         1         0.5           POPCNT         r,r         1         1         1         1         3         1         SSE4.2           POPCNT         r,m         1         1         1         1         1         1         SSE4.2           CRC32         r,r         1         1         1         1         3         1         SSE4.2           CRC32         r,m         1         1         1         1         1         1         SSE4.2           Logic instructions         AND OR XOR         r,mi         1         1         x         x         x         1         0.33           AND OR XOR         r,m         1         1         x         x         x         1         0.5           AND OR XOR         m,r/i         2         1         x         x         2         1         6         1           XOR         r,r/i         1         1         x         x         1         0.33           TEST         m,r/i         1         1         x         x         1         0.33           TEST         m,r/i         1         1				1								
POPCNT r,m 1 1 1 1 1 3 1 SSE4.2 CRC32 r,r 1 1 1 1 1 1 1 1 1 SSE4.2 CRC32 r,m 1 1 1 1 1 1 1 1 1 1 SSE4.2  Logic instructions  AND OR XOR r,m 1 1 1 x x x x 1 0.33 AND OR XOR r,m 1 1 x x x x 1 0.5 AND OR XOR m,r/i 2 1 x x x 2 1 6 1 XOR r,same 1 0 0 0.25 TEST r,r/i 1 1 x x x x 1 0.33 TEST m,r/i 1 1 x x x x 1 0.5	CQO		1	1						1	0.5	
POPCNT r,m 1 1 1 1 1 3 1 SSE4.2 CRC32 r,r 1 1 1 1 1 1 1 1 1 SSE4.2 CRC32 r,m 1 1 1 1 1 1 1 1 1 1 SSE4.2  Logic instructions  AND OR XOR r,m 1 1 1 x x x x 1 0.33 AND OR XOR r,m 1 1 x x x x 1 0.5 AND OR XOR m,r/i 2 1 x x x 2 1 6 1 XOR r,same 1 0 0 0.25 TEST r,r/i 1 1 x x x x 1 0.33 TEST m,r/i 1 1 x x x x 1 0.5	POPCNT	r.r	1	1		1				3	1	SSE4.2
CRC32         r,r         1         1         1         1         3         1         SSE4.2           CRC32         r,m         1         1         1         1         1         1         1         SSE4.2           Logic instructions           AND OR XOR         r,rli         1         1         x         x         x         1         0.33           AND OR XOR         r,m         1         1         x         x         x         1         0.5           AND OR XOR         m,rli         2         1         x         x         x         2         1         6         1           XOR         r,same         1         0         0.25         1         0.33         1           TEST         m,rli         1         1         x         x         1         0.5	POPCNT	-	1	1		1		1			1	SSE4.2
CRC32				1		1		`		3		
AND OR XOR AND OR XOR r,m 1 1 1 x x x x 1 0.33  AND OR XOR R,m 1 1 1 x x x x 1 0.5  AND OR XOR m,r/i 2 1 x x x 2 1 6 1  XOR r,same 1 0 0.25  TEST r,r/i 1 1 x x x x 1 0.33  TEST m,r/i 1 1 x x x x 1 0.5		-	1	1		1		1			1	
AND OR XOR AND OR XOR r,m 1 1 1 x x x x 1 0.33  AND OR XOR R,m 1 1 1 x x x x 1 0.5  AND OR XOR m,r/i 2 1 x x x 2 1 6 1  XOR r,same 1 0 0.25  TEST r,r/i 1 1 x x x x 1 0.33  TEST m,r/i 1 1 x x x x 1 0.5	Logic instructions											
AND OR XOR r,m 1 1 x x x x 1 0.5  AND OR XOR m,r/i 2 1 x x x 2 1 6 1  XOR r,same 1 0 0.25  TEST r,r/i 1 1 x x x x 1 0.33  TEST m,r/i 1 1 x x x x 1 0.5		r,r/i	1	1	x	x	x			1	0.33	
AND OR XOR		_				ı		1				
XOR         r,same         1         0         0         0.25           TEST         r,r/i         1         1         x x x         1         0.33           TEST         m,r/i         1         1 x x x x         1         0.5		_	2	1	ı	l			1	6		
TEST r,r/i 1 1 x x x 1 1 0.33 TEST m,r/i 1 1 x x x 1 0.5		_			"	"	"	-				
TEST m,r/i 1 1 x x x 1 0.5		_		_	x	x	x					
	1							1				
		-			ı	"		·		1		
		-10			- "	1	-	ı	1			1 1



		Jai	idy D	ug							
SHR SHL SAR	m,i	3	1		l		2	1	1	2	
SHR SHL SAR	r,d	3	3						2	2	
SHR SHL SAR	m,d	5	3				2	1		4	
ROR ROL	r,i	1	1						1	1	
ROR ROL	m,i	4	3				2	1		2	
ROR ROL	r,d	3	3						2	2	
ROR ROL	m,d	5	3				2	1		4	
RCR	r8,1	high							high	high	
RCR	r16/32/64,1	3	3						2	2	
RCR	r,i	8	8						5	5	
RCR	m,i	11	7							6	
RCR	r,d	8	8						5	5	
RCR	m,d	11	7							6	
RCL	r,1	3	3						2	2	
RCL	r,i	8	8						6	6	
RCL	m,i	11	7							6	
RCL	r,d	8	8						6	6	
RCL	m,d	11	7							6	
SHRD SHLD	r,r,i	1	1							0.5	
SHRD SHLD	m,r,i	3					2	1		2	
SHRD SHLD	r,r,cl	4	4						2	2	
SHRD SHLD	m,r,cl	5	3				2	1		4	
BT	r,r/i	1	1						1	0.5	
BT	m,r	10	8				1			5	
BT	m,i	2	1				1			0.5	
BTR BTS BTC	r,r/i	1	1						1	0.5	
BTR BTS BTC	m,r	11	7				2	1		5	
BTR BTS BTC	m,i	3	1				2	1		2	
BSF BSR	r,r	1	1						3	1	
BSF BSR	r,m	1	1		1		1			1	
SETcc	r	1	1	X		X			1	0.5	
SETcc	m	2	1	X		X	1	1		1	
CLC		1	0							0.25	
STC CMC		1	1	X	x	X			1	0.33	
CLD STD		3	3							4	
Control transfer instructi										_	
JMP	short/near	1	1			1			0	2	
JMP	r	1	1			1			0	2	
JMP	m	1	1			1	1		0	2	
Conditional jump	short/near	1	1			1			0	1-2	fastest if not jump-
Fused arithmetic and branch		1	1			1			0	1-2	ing
J(E/R)CXZ	short	2	2	x	x	1				2-4	
LOOP	short	7	7							5	
LOOP(N)E	short	11	11							5	
CALL	near	3	2			1	1	1		2	
CALL	r	2	1			1	1	1		2	
	-	-	-					-			



		Jan	idy Di	-ug								
FBSTP	m80	246	l	l	l			l		252		ı
FXCH	r	1	0						0	0.5		ı
FILD	m	1	1		1		1		6	1		ı
FIST(P)	m	3	1		1		1	1	7	2		ı
FISTTP	m	3	1		1		1	1	7	2	SSE3	ı
FLDZ		1	1	1						2		ı
FLD1		2	2	1	1					2		ı
FLDPI FLDL2E etc.		2	2	-	2					2		ı
FCMOVec	r	3	3		-				3	2		ı
FNSTSW	AX	2	2						2	1		ı
FNSTSW	m16	2	1				1	1	_	1		ı
FLDCW	m16	3	2				1	-	8	_		ı
FNSTCW	m16	2	1	1			1	1	5	1		ı
FINCSTP FDECSTP		1	1	l i				١.	1	1		ı
FFREE(P)	r	1	1	Ι.						1		ı
FNSAVE	m	143	١.							166		ı
FRSTOR	m	90								165		ı
INSTOR										100		ı
Arithmetic instructions												ı
FADD(P) FSUB(R)(P)	r	1	1		1				3	1		ı
FADD(P) FSUB(R)(P)	m	2	2		i		1			1		ı
FMUL(P)	"i	1	1	1	١.		٠.		5	1		ı
FMUL(P)	m	1	l i	li			1		,	1		ı
FDIV(R)(P)		1	i	li			٠.		10-24	10-24		ı
FDIV(R)(P)	m	1	1	1			1		10-24	10-24		ı
FABS	, m	1	1	ľ			٠.		1	10-24		ı
FCHS		1	1	H					1	1		ı
FCOM(P) FUCOM	_	1	1	١.	1				3	1		ı
	r	1	1		H		1		3	1		ı
FCOM(P) FUCOM FCOMPP FUCOMPP	m	2	2	1	1		1			1		ı
	_	3	3	1	H				4	1		ı
FCOMI(P) FUCOMI(P)	r	2	2		2		1		7	1		ı
FIADD FISUB(R) FIMUL	m	2	2	1	1		1			1		ı
	m	2	2	li	H		1			'		ı
FIDIV(R)	m	2	2	l '	1 -		1			_		ı
FICOM(P)	m	1	1		2		1			2		ı
FTST										1		ı
FXAM FPREM		2 28	28		1					2 21		ı
		41-87	28						21 26-50	26-50		ı
FPREM1										20-00		ı
FRNDINT		17	17						22			ı
												ı
Math		27							40			
FSCALE		27	27						12			
FXTRACT		17	17	_					10			
FSQRT		1	1	1					10-24			
FSIN		64-100							47-100			
FCOS		20-110							47-115			
FSINCOS		20-110							43-123			
F2XM1		53-118							61-69			
FYL2X	l	454	454	l	l			l	724			l



#### Sandy Bridge

FYL2XP1 FPTAN FPATAN		464 102 28-91	464 102				726 130 93-146		
Other									
FNOP	1	1	1	1				1	
WAIT		2	2					1	
FNCLEX		5	5					22	
FNINIT		26	26					81	

#### Integer MMX and XMM instructions

Instruction	Operands	μops	µоря	un	fuse	ed d	loma		Latency		Com-
		fused do- main	p015	p0	pl	p5	p23	p4		procal through- put	ments
Move instructions											
MOVD	r32/64,(x)mm	1	1	x	X	X			1	0.33	
MOVD	m32/64,(x)mm	1					1	1	3	1	
MOVD	(x)mm,r32/64	1	1	x	x	x			1	0.33	
MOVD	(x)mm,m32/64	1					1		3	0.5	
MOVQ	(x)mm,(x)mm	1	1	x	X	X			1	0.33	
MOVQ	(x)mm,m64	1					1		1	0.5	
MOVQ	m64, (x)mm	1					1	1	3	1	
MOVDQA	x,x	1	1	x	x	X		l	1	0.33	
MOVDQA	x, m128	1					1		3	0.5	
MOVDQA	m128, x	1					1	1	3	1	
MOVDQU	x, m128	1	1				1		3	0.5	
MOVDQU	m128, x	1	1				1	1	3	1	
LDDQU	x, m128	1	1				1	l	3	0.5	SSE3
MOVDQ2Q	mm, x	2	2						1	1	
MOVQ2DQ	x,mm	1	1						1	0.33	
MOVNTQ	m64,mm	1					1	1	~300	1	
MOVNTDQ	m128,x	1					1	1	~300		
MOVNTDQA	x, m128	1					1			0.5	SSE4.1
PACKSSWB/DW PACK- USWB	mm,mm	1	1						1	1	
PACKSSWB/DW PACK- USWB	mm,m64	1	1		1		1				
PACKSSWB/DW PACK- USWB	x,x	1	1	x		x			1	0.5	
PACKSSWB/DW PACK- USWB	x,m128	١,	1	×		x	1			0.5	
PACKUSDW	X,111126 X,X	l i	l i	×		×	Ι'		1	0.5	SSE4.1
PACKUSDW	x,x x,m	l i	l i	×		×	1		'	0.5	SSE4.1
PUNPCKH/LBW/WD/DQ	(x)mm,(x)mm	1	1	×		X	Ι'		1	0.5	33E4.1
PUNPCKH/LBW/WD/DQ	(x)mm(x)mm (x)mm.m	1	1	×		×	1		'	0.5	
PUNPCKH/LQDQ	(x)mm,m	1	1	×		X	Ι'		1	0.5	
PUNPCKH/LQDQ	x, m128	2	1				1		l '	0.5	
PUNPCKH/LQDQ PMOVSX/ZXBW		1	1	×		X	1		1	0.5	SSE4.1
	X,X	1		×		X	١.		1		
PMOVSX/ZXBW	x,m64	1	1	X		X	1			0.5	SSE4.1



PMOVSX/ZXBD	x,x	1	1	x	I	x	I	I	1 1	0.5	SSE4.1
PMOVSX/ZXBD	x,m32	1	1	x		x	1			0.5	SSE4.1
PMOVSX/ZXBQ	x,x	1	1	x		x			1	0.5	SSE4.1
PMOVSX/ZXBQ	x,m16	1	1	x		x	1			0.5	SSE4.1
PMOVSX/ZXWD	x,x	1	1	x		x			1	0.5	SSE4.1
PMOVSX/ZXWD	x,m64	1	1	x		x	1			0.5	SSE4.1
PMOVSX/ZXWQ	x,x	1	1	x		x			1	0.5	SSE4.1
PMOVSX/ZXWQ	x,m32	1	1	x		x	1			0.5	SSE4.1
PMOVSX/ZXDQ	x,x	1	1	x		x			1	0.5	SSE4.1
PMOVSX/ZXDQ	x,m64	1	1	x		x	1			0.5	SSE4.1
PSHUFB	(x)mm,(x)mm	1	1	x		x			1	0.5	SSSE3
PSHUFB	(x)mm,m	2	1	x		x	1			0.5	SSSE3
PSHUFW	mm,mm,i	1	1	x		x			1	0.5	
PSHUFW	mm,m64,i	2	1	x		x	1			0.5	
PSHUFD	xmm,x,i	1	1	X		x			1	0.5	
PSHUFD	x,m128,i	2	1	x		x	1			0.5	
PSHUFL/HW	x,x,i	1	1	x		x			1	0.5	
PSHUFL/HW	x, m128,i	2	1	x		x	1			0.5	
PALIGNR	(x)mm,(x)mm,i	1	1	x		x			1	0.5	SSSE3
PALIGNR	(x)mm,m,i	2	1	X		x	1			0.5	SSSE3
PBLENDVB	x,x,xmm0	2	2	1		1			2	1	SSE4.1
PBLENDVB	x,m,xmm0	3	2	1		1	1			1	SSE4.1
PBLENDW	x,x,i	1	1	X		X			1	0.5	SSE4.1
PBLENDW	x,m,i	2	1	x		x	1			0.5	SSE4.1
MASKMOVQ	mm,mm	4	1	1			2	1		1	
MASKMOVDQU	x,x	10	4				4	x		6	
PMOVMSKB	r32,(x)mm	1	1	1					2	1	
PEXTRB	r32,x,i	2	2	X	x	X			2	1	SSE4.1
PEXTRB	m8,x,i	2	1	X		X	1	1		1	SSE4.1
PEXTRW	r32,(x)mm,i	2	2	X		X			2	1	
PEXTRW	m16,(x)mm,i	2	1	X		X	1	1		2	SSE4.1
PEXTRD	r32,x,i	2	2	X	X	X			2	1	SSE4.1
PEXTRD	m32,x,i	3	2	X		X	1	1		1	SSE4.1
PEXTRQ	r64,x,i	2	2	Х	X	X			2	1	SSE4.1,
PEXTRQ	m64,x,i	3	2	X		X	1	1		1	64b
PINSRB	x,r32,i	2	2	X		X			2	1	SSE4.1
PINSRB	x,m8,i	2	1	X		X	1			0.5	SSE4.1
PINSRW	(x)mm,r32,i	2	2	X		X	١.		2	1	
PINSRW	(x)mm,m16,i	2	1	X		X	1			0.5	
PINSRD	x,r32,i	2	2	X		X	١.		2	1	SSE4.1
PINSRD	x,m32,i	2	1	X		X	1		١ ـ	0.5	SSE4.1
PINSRQ	x,r64,i	2	2	X		X	١.		2	1	SSE4.1,
PINSRQ	x,m64,i	2	1	X		X	1			0.5	64 b
Arithmetic instructions		_									
PADD/SUB(U,S)B/W/D/Q	(x)mm, (x)mm	1	1	X		X	١.		1	0.5	
PADD/SUB(U,S)B/W/D/Q	(x)mm,m	1	1	X		X	1		_	0.5	
PHADD/SUB(S)W/D	(x)mm, (x)mm	3	3	X		x	١.		2	1.5	SSSE3
PHADD/SUB(S)W/D	(x)mm,m64	4	3	X		X	1			1.5	SSSE3



PCMPEQ/GTB/W/D	(x)mm,m	1	1	x		x	1			0.5	1 1
PCMPEQQ	x,x	1	1	x		x			1	0.5	SSE4.1
PCMPEQQ	x,m128	1	1	x		x	1			0.5	SSE4.1
PCMPGTQ	x,x	1	1	1					5	1	SSE4.2
PCMPGTQ	x,m128	1	1	1			1			1	SSE4.2
PSUBxx, PCMPGTx	x,same	1	0						0	0.25	
PCMPEQx	x,same	1	1						0	0.5	
PMULL/HW PMULHUW	(x)mm,(x)mm	1	1		1				5	1	
PMULL/HW PMULHUW	(x)mm,m	1	1		1		1			1	
PMULHRSW	(x)mm,(x)mm	1	1	1					5	1	SSSE3
PMULHRSW	(x)mm,m	1	1	1			1			1	SSSE3
PMULLD	x,x	1	1	1					5	1	SSE4.1
PMULLD	x,m128	2	1	1			1			1	SSE4.1
PMULDQ	x,x	1	1	1					5	1	SSE4.1
PMULDQ	x,m128	1	1	1			1			1	SSE4.1
PMULUDQ	(x)mm,(x)mm	1	1	1					5	1	
PMULUDQ	(x)mm,m	1	1	1			1			1	
PMADDWD	(x)mm,(x)mm	1	1	1					5	1	
PMADDWD	(x)mm,m	1	1	1			1			1	
PMADDUBSW	(x)mm,(x)mm	1	1	1					5	1	SSSE3
PMADDUBSW	(x)mm,m	1	1	1			1			1	SSSE3
PAVGB/W	(x)mm,(x)mm	1	1	x		x			1	0.5	
PAVGB/W	(x)mm,m	1	1	x		x	1			0.5	
PMIN/MAXSB	x,x	1	1	x		x			1	0.5	SSE4.1
PMIN/MAXSB	x,m128	1	1	x		x	1			0.5	SSE4.1
PMIN/MAXUB	(x)mm,(x)mm	1	1	x		x			1	0.5	
PMIN/MAXUB	(x)mm,m	1	1	x		x	1			0.5	
PMIN/MAXSW	(x)mm,(x)mm	1	1	x		x			1	0.5	
PMIN/MAXSW	(x)mm,m	1	1	x		x	1			0.5	
PMIN/MAXUW	x,x	1	1	x		x			1	0.5	SSE4.1
PMIN/MAXUW	x,m	1	1	x		x	1			0.5	SSE4.1
PMIN/MAXU/SD	x,x	1	1	x		x			1	0.5	SSE4.1
PMIN/MAXU/SD	x,m128	1	1	x		x	1			0.5	SSE4.1
PHMINPOSUW	x,x	1	1	1					5	1	SSE4.1
PHMINPOSUW	x,m128	1	1	1			1			1	SSE4.1
PABSB/W/D	(x)mm,(x)mm	1	1	x		x			1	0.5	SSSE3
PABSB/W/D	(x)mm,m	1	1	x		x	1			0.5	SSSE3
PSIGNB/W/D	(x)mm,(x)mm	1	1	x		x			1	0.5	SSSE3
PSIGNB/W/D	(x)mm,m	1	1	x		x	1			0.5	SSSE3
PSADBW	(x)mm,(x)mm	1	1	1					5	1	
PSADBW	(x)mm,m	1	1	1			1			1	1 1
MPSADBW	x,x,i	3	3						6	1	SSE4.1
MPSADBW	x,m,i	4	3				1			1	SSE4.1
											only in
											some
DOLLMIII ODG		40								_	pro- cessors
PCLMULQDQ	x,x,i	18	18						14	8	cessors
AESDEC, AESDECLAST, AESENC, AESENCLAST											
ALGERO, ALGEROLAGI			l	l							



#### Sandy Bridge

AESIMC	x,x	2	2	l				2	2	do.
AESKEYGENASSIST	x,x,i	11	11					8	8	do.
Logic instructions										
PAND(N) POR PXOR	(x)mm,(x)mm	1	1	X	X	X		1	0.33	
PAND(N) POR PXOR	(x)mm,m	1	1	X	X	X	1		0.5	
PXOR	x,same	1	0					0	0.25	
PTEST	x,x	1	1					1	1	SSE4.1
PTEST	x,m128	1	1				1		1	SSE4.1
PSLL/RL/RAW/D/Q	mm,mm/i	1	1		1			1	1	
PSLL/RL/RAW/D/Q	mm,m64	1	1		1		1		2	
PSLL/RL/RAW/D/Q	xmm,i	1	1		1			1	1	
PSLL/RL/RAW/D/Q	x,x	2	2					2	1	
PSLL/RL/RAW/D/Q	x,m128	3	2				1		1	
PSLL/RLDQ	x,i	1	1					1	1	
String instructions										
PCMPESTRI	x,x,i	8	8					4	4	SSE4.2
PCMPESTRI	x,m128,i	8	7				1		4	SSE4.2
PCMPESTRM	x,x,i	8	8					11-12	4	SSE4.2
PCMPESTRM	x,m128,i	8	7				1		4	SSE4.2
PCMPISTRI	x,x,i	3	3					3	3	SSE4.2
PCMPISTRI	x,m128,i	4	3				1		3	SSE4.2
PCMPISTRM	x,x,i	3	3					11	3	SSE4.2
PCMPISTRM	x,m128,i	4	3				1		3	SSE4.2
Other										
EMMS	]	31	31						18	

#### Floating point XMM and YMM instructions

Instruction	Operands		μops					Latency	Reci-	Com-	
	do-	fused do- main	p015	p0	pl	p5	p23	p4		procal through- put	ments
Move instructions											
MOVAPS/D	x,x	1	1			1			1	1	
VMOVAPS/D	y.y	1	1			1			1	1	AVX
MOVAPS/D MOVUPS/D	x,m128	1					1		3	0.5	
VMOVAPS/D VMOVUPS/D	y,m256	1					1+		4	1	AVX
MOVAPS/D MOVUPS/D VMOVAPS/D	m128,x	1					1	1	3	1	
VMOVUPS/D	m256,y	1					1	1+	3	1	AVX
MOVSS/D	x,x	1	1			1			1	1	
MOVSS/D	x,m32/64	1					1		3	0.5	
MOVSS/D	m32/64,x	1					1	1	3	1	
MOVHPS/D MOVLPS/D	x,m64	1	1			1	1		3	1	
MOVH/LPS/D	m64,x	1	1			1	1	1	3	1	
MOVLHPS MOVHLPS	x,x	1	1			1			1	1	



		Sar	ndy B	ridge	•						
MOVMSKPS/D	r32,x	1	1	1	I	ı	I		2	1	
VMOVMSKPS/D	r32,y	1	1	1		1			2	1	
MOVNTPS/D	m128,x	1					1	1	~300	1	
VMOVNTPS/D	m256,y	1				1	1	4	~300	25	AVX
SHUFPS/D	x,x,i	1	1			1			1	1	
SHUFPS/D	x,m128,i	2	1			1	1			1	
VSHUFPS/D	y.y.y.i	1	1			1			1	1	AVX
VSHUFPS/D	y, y,m256,i	2	1			1	1+			1	AVX
VPERMILPS/PD	x,x,x/i	1	1			1			1	1	AVX
VPERMILPS/PD	y.y.y/i	1	1			1			1	1	AVX
VPERMILPS/PD	x,x,m	2	1			1	1			1	AVX
VPERMILPS/PD	y,y,m	2	1			1	1+			1	AVX
VPERMILPS/PD	x.m.i	2	1			1	1			1	AVX
VPERMILPS/PD	y,m,i	2	1		l	1	1+			1	AVX
VPERM2F128	y.y.y.i	1	1			1			2	1	AVX
VPERM2F128	y,y,m,i	2	1			1	1+			1	AVX
BLENDPS/PD	x,x,i	1	1			1			1	0.5	SSE4.1
BLENDPS/PD	x,m128,i	2	1		l	1	1			0.5	SSE4.1
VBLENDPS/PD	y.y.i	1	1			Ιi	Ι.		1	1	AVX
VBLENDPS/PD	y,m256,i	2	1			1	1+			1	AVX
BLENDVPS/PD	x.x.xmm0	2	2			2			2	1	SSE4.1
BLENDVPS/PD	x,m,xmm0	3	2		l	2	1		_	1	SSE4.1
VBLENDVPS/PD	y.y.y.y	2	2			2	Ι.		2	1	AVX
VBLENDVPS/PD	y.y.m.y	3	2			1 2	1+		_	1	AVX
MOVDDUP	x,x	1	1			1	١		1	1	SSE3
MOVDDUP	x.m64	1	Ι.			Ι.	1		3	0.5	SSE3
VMOVDDUP	y.y	l i	1			1	Ι.		1	1	AVX
VMOVDDUP	v.m256	1	Ι.			Ι.	1+		3	1	AVX
VBROADCASTSS	x.m32	1				1	1		_	1	AVX
VBROADCASTSS	v.m32	2	1			1	Ιi			i i	AVX
VBROADCASTSD	y,m64	2	1		l	1	1			1	AVX
VBROADCASTF128	v.m128	2	1			1	1			1	AVX
MOVSH/LDUP	x.x	1	l i			Ιi	Ι.		1	i i	SSE3
MOVSH/LDUP	x.m128	1	Ι.			Ι.	1		3	0.5	SSE3
VMOVSH/LDUP	y.y	1	1			1	`		1	1	AVX
VMOVSH/LDUP	v.m256	1	Ι.			Ι.	1+		4	1	AVX
UNPCKH/LPS/D	x.x	1	1			1	١		1	1	SSE3
UNPCKH/LPS/D	x.m128	l i	l i			Ιi	1			i i	SSE3
VUNPCKH/LPS/D	y.y.y	1 1	l i			Ιi	Ι.		1	i i	AVX
VUNPCKH/LPS/D	y,y,m258	1	1		l	Li	1+			1	AVX
EXTRACTPS	r32.x.i	2	2			Ιi			2	l i	SSE4.1
EXTRACTPS	m32.x.i	3	2			Ιi	1	1	_	i i	SSE4.1
VEXTRACTE128	x,y,i	1	1			li	١.	١.	2	1	AVX
VEXTRACTF128	m128.v.i	2	l i			Ι'	1	1	_	l i	AVX
INSERTPS	x,x,i	1	l i			1	Ι.	•	1	l i	SSE4 1
INSERTPS	x.m32.i	2	l i			H	1			l i	SSE4.1
VINSERTF128	y,y,x,i	1	Ιi			Ιi	Ι.		2	l i	AVX
VINSERTF128	y,y,m128,i	2	l i			H	1		_	l i	AVX
VMASKMOVPS/D	x.x.m128	3	2			Ι'	li			l i	AVX
VMASKMOVPS/D	y,y,m256	3	2				1+			1 1	AVX
The same of the	7.7200	_	_	ı	I	I		I	l		, ATA



h											
VMASKMOVPS/D	m128,x,x	4	2				1	1		1	AVX
VMASKMOVPS/D	m256,y,y	4	2				1	1+		2	AVX
Conversion											
CVTPD2PS	x,x	2	2		1	1			3	1	
CVTPD2PS	x,m128	2	2		1		1			1	
VCVTPD2PS	x,y	2	2		1	1			4	1	AVX
VCVTPD2PS	x,m256	2	2		1		1+			1	AVX
CVTSD2SS	x,x	2	2		1	1			3	1	
CVTSD2SS	x.m64	2	2		1		1			1	
CVTPS2PD	X,X	2	2	1	-	1	`		3	1	
CVTPS2PD	x.m64	2	2	1		1	1			1	
VCVTPS2PD	y,x	2	2	1		1			4	1	AVX
VCVTPS2PD	y,m128	3	3	١.		i	1			1	AVX
CVTSS2SD	X.X	2	2	1		-	`		3	1	
CVTSS2SD	x,m32	2	1	1			1		_	1	
CVTDQ2PS	X,X	1 1	1	١.	1		١.		3	1	
CVTDQ2PS	x,m128	1 1	1		i		1		_	1	
VCVTDQ2PS	y.y	l i	i i		i		١.		3	i i	AVX
VCVTDQ2PS	y,m256	l i	i i		i		1+		_	l i	AVX
CVT(T) PS2DQ	x.x	1 1	1		i		١		3	1	
CVT(T) PS2DQ	x.m128	l i	l i		li		1			l i	
VCVT(T) PS2DQ	y.y	l i	i i		i		١.		3	1	AVX
VCVT(T) PS2DQ	y,m256	l i	i i		i		1+		_	i i	AVX
CVTDQ2PD	X,X	2	2		li	1			4	l i	AVA
CVTDQ2PD	x.m64	2	2		i	i	1			1	
VCVTDQ2PD	y,x	2	2		li	li	١.		5	l i	AVX
VCVTDQ2PD	y,m128	3	5		li	li	1			l i	AVX
CVT(T)PD2DQ	X.X	2	2		i	i	١.		4	1	AVA
CVT(T)PD2DQ	x,m128	2	2		li	i	1		7	l i	
VCVT(T)PD2DQ	x,11120	2	2		li	li	١.		5	l i	AVX
VCVT(T)PD2DQ	x,m256	2	2		l i	l i	1+			1	AVX
CVTPI2PS	x,m230	1	1		H	١.	1+		4	2	AVA
CVTPI2PS	x,m64	l i	l i		H		1		7	2	
CVT(T)PS2PI	mm.x	2	2		l i		١.		4	1	
CVT(T)PS2PI	mm,m128	2	1		H		1		7		
CVTPI2PD		2	2		H	1	١.		4	;	
CVTPI2PD	x,mm x.m64	2	2		H	1	1		4	1	
		2	2		١.	<b>'</b> ا	١.		4	1 1	
CVT(T) PD2PI	mm,x	2	2				١.		*		
CVT(T) PD2PI	mm,m128	2	2		1		1		4	1.5	
CVTSI2SS CVTSI2SS	x,r32 x.m32	1	1		H		1		4	1.5	
					1		<b>'</b>		,	1.5	
CVT(T)SS2SI	r32,x	2	2		1		1		4	1	
CVT(T)SS2SI	r32,m32			١.			1				
CVTSI2SD	x,r32	2	2	1	1				4	1.5	
CVTSI2SD	x,m32	1	1		1		1		4	1.5	
CVT(T)SD2SI	r32,x	2	2		1		١.		4	1	
CVT(T)SD2SI	r32,m64	2	2	ı	1	ı	ı 1	1		1 1	1 1



ADDSS/D SUBSS/D	~ ~	1 1	I 1	ī	l 1			3	1 1		
ADDSS/D SUBSS/D	x,x x.m32/64	1	1		H		1	3	1		
ADDPS/D SUBPS/D		1	1		H		'	3	1		
ADDPS/D SUBPS/D	X,X	1	1		H		1	3	1		
VADDPS/D VSUBPS/D	x,m128	1	1		H		'	3	1	AVV	
VADDPS/D VSUBPS/D VADDPS/D VSUBPS/D	y.y.y	1	1		H		ا ا	3	1	AVX	
	y.y.m256	_			1 .		1+			AVX	
ADDSUBPS/D	X,X	1	1		1		١	3	1	SSE3	
ADDSUBPS/D VADDSUBPS/D	x,m128	1	1		1		1	3	1	SSE3	
	y.y.y	1	1				١. ا	3		AVX	
VADDSUBPS/D	y,y,m256	1	1		1	١	1+	_	1	AVX	
HADDPS/D HSUBPS/D	X,X	3	3		1	2	١	5	2	SSE3	
HADDPS/D HSUBPS/D	x,m128	4	3		1	2	1		2	SSE3	
VHADDPS/D VHSUBPS/D		_	3		1	_		_	2	AVV	
VHADDPS/D	y.y.y	3	3		1	2		5		AVX	
VHSUBPS/D	y,y,m256	4	3		1	2	1+		2	AVX	
MULSS MULPS		1	1	1	١.	-	1+	5	1	AVA	
MULSS MULPS	x,x x,m	1	l i	li			1	3	1		
VMULPS	-	1	1	l i			l ' l	5	1	AVX	
VMULPS	y.y.y y.y.m256	1	1	li			1+	9	1	AVX	
MULSD MULPD		1	1	li			'+	5	1	AVA	
MULSD MULPD	X,X	1	1	H			1	9	1		
VMULPD	x,m	1	1	li			1	5	1	AVX	
VMULPD	y.y.y	I -					ا ا	9			
DIVSS DIVPS	y,y,m256	1	1	1			1+	10-14	1 10-14	AVX	
DIVSS DIVPS	X,X	1	1	1			1	10-14	10-14		
	x,m						1	04.00			
VDIVPS	y.y.y	3	3	2		1	ا ا	21-29	20-28	AVX	
VDIVPS DIVSD DIVPD	y,y,m256		3	1		1	1+	10-22	20-28 10-22	AVX	
	x,x	1					١. ١	10-22			
DIVSD DIVPD	x,m	1	1	1			1	24.45	10-22	A1/0/	
VDIVPD	y.y.y	3	3	2		1	١. ا	21-45	20-44	AVX	
VDIVPD	y,y,m256	4	3	2			1+	_	20-44	AVX	
RCPSS/PS	X,X	1	1	1			١. ا	5	1		
RCPSS/PS	x,m128	1	1	1			1	_	1		
VRCPPS	y.y	2	3				١. ا	7	2	AVX	
VRCPPS	y,m256	4	3				1+		2	AVX	
CMPccSS/D CMPccPS/D			١.		١.			,			
	x,x	1	1		1			3	1		
CMPccSS/D CMPccPS/D	x.m128	2	1		1		1		1		
VCMP∞PS/D		1	i		li.		l ' l	3	i	AVX	
VCMPccPS/D	y.y.y	2	1		H		1+	3	1	AVX	
COMISS/D UCOMISS/D	y,y,m256	2	2		١.		1+	2	1	AVA	
COMISS/D UCOMISS/D	x,x x.m32/64	2	2		1		1	2	1		
		_	_				1	,			
MAXSS/D MINSS/D MAXSS/D MINSS/D	X,X × m22/84	1	1		1		ا ، ا	3	1		
	x,m32/64						1				
MAXPS/D MINPS/D	X,X	1	1		1		ایا	3	1		
MAXPS/D MINPS/D	x,m128	1	1		1		1		1		
VMAXPS/D VMINPS/D	y.y.y	1	1		1			3	1	AVX	
VMAXPS/D VMINPS/D	y,y,m256	1	1		1		1+		1	AVX	



ROUNDSS/SD/PS/PD	x,m128,i	2	1		1		1			1	SSE4.1
VROUNDSS/SD/PS/PD	y,y,i	1	1		1				3	1	AVX
VROUNDSS/SD/PS/PD	y,m256,i	2	1		1		1+			1	AVX
DPPS	x,x,i	4	4	1	2	1			12	2	SSE4.1
DPPS	x,m128,i	6	5				1			4	SSE4.1
VDPPS	y.y.y.i	4	4						12	2	AVX
VDPPS	y,m256,i	6	5				1+			4	AVX
DPPD	x,x,i	3	3						9	2	SSE4.1
DPPD	x,m128,i	4	3				1			2	SSE4.1
Math											
SQRTSS/PS	x,x	1	1	1					10-14	10-14	
SQRTSS/PS	x,m128	1	1	1			1			10-14	
VSQRTPS	y.y	3	3							21-28	AVX
VSQRTPS	y,m256	4	3				1+			21-28	AVX
SQRTSD/PD	x,x	1	1	1					10-21	10-21	
SQRTSD/PD	x,m128	2	1	1			1			10-21	
VSQRTPD	y.y	3	3						21-43	21-43	AVX
VSQRTPD	y,m256	4	3				1+			21-43	AVX
RSQRTSS/PS	x,x	1	1	1					5	1	
RSQRTSS/PS	x,m128	1	1	1			1			1	
VRSQRTPS	y.y	3	3						7	2	AVX
VRSQRTPS	y,m256	4	3				1+			2	AVX
Logic											
AND/ANDN/OR/XORPS/PD	x,x	1	1			1			1	1	
AND/ANDN/OR/XORPS/PD	x,m128	1	1			1	1			1	
VAND/ANDN/OR/XORPS /PD	y.y.y	1	1			1			1	1	AVX
VAND/ANDN/OR/XORPS											
/PD	y.y.m256	1	1			1	1+			1	AVX
(V)XORPS/PD	x/y,x/y,same	1	0						0	0.25	
Other											
VZEROUPPER		4							2	1	AVX AVX.
VZEROALL		12								11	32 bit
VZEROALL		20								9	AVX, 64 bit
LDMXCSR	m32	3	3				1			3	
STMXCSR	m32	3	3			1	1	1		1	
VSTMXCSR	m32	3	3			1	1	1		1	AVX
FXSAVE	m4096	130								68	
FXRSTOR	m4096	116								72	
XSAVEOPT	m	100-16	1						60-500		

# ENSIGNEN fcole publique d'ingénieur en 5 au

# Architectures et technologies des ordinateurs Annexes

# GLOSSAIRE

A

- · ABI: Application Binary Interface
- ADC: Analog to Digital Converter
- ALU: Arithmetic and Logical Unit
- AMD: Advanced Micro Devices
- ANSI: American National Standards Institute
- API: Application Programming Interface
- APU: Accelerrated Processor Unit
- ARM: société anglaise proposant des architectures CPU RISC 32bits
- · ASCII: American Standar Code for Information Interchange

### B

• **BP**: Base Pointer

• BSL: Board Support Library

### C

• CCS: Code Composer Studio

CEM: Compatibilité ElectroMagnétique

• CISC: Complex Instruction Set Computer

• CPU: Central Processing Unit

• CSL: Chip Support Library

#### D

• DAC: Digital to Analog Converter

• DDR: Double Data Rate

• DDR SDRAM: Double Data Rate Synchronous Dynamic Random Access Memory

• DMA: Direct Memory Access

• **DSP**: Digital Signal Processor

• DSP: Digital Signal Processing

#### E

• EDMA: Enhanced Direct Memory Access

• EUSART: Enhanced Universal Synchronous Asynchronous Receiver Transmitter

• EMIF: External Memory Interface

• EPIC: Explicitly Parallel Instruction Computing

# fcole publique d'ingénieur en 5 ans

# Architectures et technologies des ordinateurs Annexes

• FPU: Floating Point Unit

· FLOPS: Floating-Point Operations Per Second

• FMA: Fused Multiply-Add

## G

• GCC: Gnu Collection Compiler

• GLCD: Graphical Liquid Crytal Display

• GNU: GNU's Not UNIX

GPIO: General Purpose Input Output

• GPP: General Purpose Processor

• **GPU**: Graphical Processing Unit

• IA-64: Intel Architecture 64bits

• I2C: Inter Integrated Circuit

• ICC: Intel C++ Compiler

• IDE: Integrated Development Environment

IDMA: Internal Direct memory Access

• IRQ: Interrupt ReQuest

ISR: Interrupt Software Routine

• ISR: Interrupt Service Routine

#### l

• L1D: Level 1 Data Memory

• L11: Level 1 Instruction Memory (idem L1P)

• L1P: Level 1 Program Memory (idem L1I)

• Lx: Level x Memory

• *LCD*: Liquid Crytal Display

• LRU: Least Recently Used

#### M

MAC: Multiply Accumulate

• MCU: Micro Controller Unit

• MIMD: Multiple Instructions on Multiple Data

• MIPS: Mega Instructions Per Second

# ENSIGNEN fcole publique d'ingénieur en 3 ans

# Architectures et technologies des ordinateurs Annexes

MMU: Memory Managment Unit

• MPLABX: MicrochiP LABoratory 10, IDE Microchip

• MPU: Micro Processor Unit ou GPP

• MPU: Memory Protect Unit

### 0

OS: Operating System

#### P

PC: Program Counter

• **PC**: Personal Computer

• PIC18: Famille MCU 8bits Microchip

• **PLD**: Programmable Logic Device

• **POSIX**: Portable Operating System Interface, héritage d'UNIX (norme IEEE 1003)

• PPC: Power PC

#### R

• RAM: Random Access Memory

• RISC: Reduced Instruction Set Computer

• RS232 : Norme standardisant un protocole de communication série asynchrone

• RTOS: Real Time Operating System

#### •

• SDK: Software Development Kit

• SIMD: Single Instruction Multiple Date

SOB: System On BoardSOC: System On Chip

SOP: Sums of products

SP: Stack PointerSP: Serial Port

SPI: Serial Peripheral Interface

SRAM: Static Random Access Memory

SSE: Streaming SIMD Extensions

STM32: STMicroelectronics 32bits MCU

#### Ť

• TI: Texas Instruments

• TNS: Traitement Numérique du Signal



TSC: Time Stamp CounterTTM: Time To Market

## U

• **UART**: Universal Asynchronous Receiver Transmitter

• **USB**: Universal Serial Bus

#### V

• VHDL: VHSIC Hardware Description langage

• VHSIC: Very High Speed Integrated Circuit

• VLIW: Very Long Intruction Word