Most frequented questions

This document is only meant for INE3 SESNum students and it is **strictly forbidden to share** it.

Sharing this would even lead to firing people from their jobs, or worse, having them sued.

Safran :	
Alten :	
Sondrel : (3 rounds)	3
Siemens: (30 min via teams)	10

Safran:

- Qu'est ce qu'un temps réel?
- Pourquoi travailler avec machine learning et non pas par simple comparaison?
- la différence entre une variable et un signal en vhdl
- testbench?
- FPGA / UVM / VERILOG


Alten:

- Pour un composant important dans la voiture, utiliserez- vous Can ou LIN?
 Pourquoi?
- Connaissez-vous Matlab? La norme ISO26262? ASIL?
- C'est quoi le cycle V? Quelles sont ses étapes?
- Connaissez-vous Autosar?
- tests en C (comme dans le site sanfoundry)
- Quels sont les protocoles de communication que vous connaissez?
- Your motivation in English
- c'est quoi MDB?

- c'est quoi autosar? les couches de Autosar
- CANoe
- Les composants d'automobile
- C'est quoi une exigence?


Sondrel: (3 rounds)

50 questions en 1 heure (Images capturées from a screen recording)



Describe a time when you had to work with someone difficult. How did you handle the situation?

Select the correct answer.



```
ENTITY convert IS
   PORT(b: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                x : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
   END convert;
   ARCHITECTURE convertor OF covert IS
   BEGIN
   PROCESS(b)
   BEGIN
   CASE b IS
   WHEN "0000" => x <= "1111110";
   WHEN "0001" => x <= "0110000";
                                                                    END CASE;
   WHEN "0010" => x <= "1101101";
                                                                    END PROCESS;
   WHEN "0011" => x <= "1111001";
                                                                  The given code represents a convertor. Which kind of convertor it is?
   WHEN "0100" => x <= "0110011";
                                                                   Select the correct answer.
   WHEN "0101" => x <= "1011011";
   WHEN "0110" => x <= "1011111";
                                                                    Gray to BCD
   WHEN "0111" => x <= "1110000";
   WHEN "1000" => x <= "11111111";
                                                                    7 segment to BCD
   WHEN "1001" => x <= "1110011";
   WHEN OTHERS => x <= "00000000";
                                                                    BCD to gray
   END CASE;
                                                                    BCD to 7 segment display
   END PROCESS;
What will be the value of b and c in the following C code?
int a, b, c;
int main() {
  a = 7;
  b = a++;
  c = ++a;
                                                       To properly bias an NPN transistor, what polarity voltage is applied to the
  printf("b=%d, c=%d",b,c);
                                                       collector, and what is its relationship to the base voltage?
  return 0;
                                                       Select the correct answer.
                                                                                  B
}
Select the correct answer
                                                         Positive, more negative
  b=7, c=7
                                                         Positive, more positive
  b=7, c=8
                                                         Negative, more positive
  b=8, c=9
                                                         Negative, more negative
  b=7, c=9
```

SUNDAY is coded as 012345 and BIG is coded as 678,

how will SANDBAY be coded in the same code:

Select the correct answer.

0234456

0423645

0432645

0342456

To use a comparator for zero-level detection, the inverting input is connected to:

Select the correct answer.

B

A negative reference voltage

The DC supply voltage

A positive reference voltage

None of the choices.

```
Ground
```

```
or_gate : orZ

PORT MAP ( a0 => sig1(i),

A1 => sig2(i),

z => y(i));

END GENERATE ORARRAY;

END test;
```

What is realized in the code given above?

Select the correct answer.

- 7- Bit parallel adder ignoring the carry
- 7- Bit parallel adder including the carry
- 8- Bit parallel adder ignoring the carry
- 8- bit parallel adder including the carry

LIBRARY IEEE; USE IEEE.std_logic_1164.all; ENTITY my_logic IS GENERIC n : INTEGER := 8; PORT (sig1 : bit_vector(n-1 DOWNTO 0); Sig2 : bit_vector(n-1 DOWNTO 0)); END my_logic; ARCHITECTURE test OF my_logic IS COMPONENT or2 PORT(a0, a1 : IN BIT; Z : OUT BIT); END COMPONENT or ORARRAY : FOR i IN (n-1) DOWNTO @ GENERATE or_gate : or2 PORT MAP (a0 => sig1(i), A1 => sig2(i), $z \Rightarrow y(i));$ END GENERATE ORARRAY; END test;

What is realized in the code given above?

```
Choose the correct option for the code:
    class student
                                                            Select the correct answer.
                                                               Object s1 should be passed with argument
              int marks;
                                                               Object s2 should not be declared
    student s1;
                                                               Object s2 will not be created, but program runs
    student s2=2;
                                                               Program gives compile time error
The field effect transistors compared with bipolar transistors we have:
                                                                           When faced with conflicting priorities or tasks, how do you prioritize and
Select the correct answer.
                                                                           manage your workload?
                                                                           Select the correct answer
  Have small input resistance
                                                                             Prioritize tasks based on personal preference.
  Have small noise coefficient
                                                                             Delegate tasks to others to manage conflicting priorities.
  The current is at the same time conditioned by electrons and holes
                                                                             Assess urgency and importance to prioritize the tasks.
  Provide current amplification
                                                                             Randomly choose tasks to execute first.
                                                                             Tackle easy tasks first then move to complex ones.
  The performance is mainly conditioned by injection of minority carriers
What provides a parameter specifying the maximum rate of change of the
output when driven by a large step-input signal?
Select the correct answer
```


Step rate

Dynamic rate


Slew rate

Stable rate

```
if rising_edge(CLK) then
            current_state <= next_state;
    end process;
    process(A, current_state)
        case current_state is
                    next_state <= S1;
                    next_state <= 50;
                    Z <= '0';
                                                              What type of Finite State Machine (FSM) is implemented in the provided VHDL
                    next_state <= 50;
                                                              code?
                                                              Select the correct answer.
                    next_state <= S1;
                                                                Mealy machine
                Z <= '0';
                next_state <= 50;
                                                                Moore machine
                                                                Both Mealy and Moore
  nd quiz_fsm_arc;
                                                                Neither Mealy nor Moore
 #include<stdio.h>
  int xyz=10;
  int main() {
    int xyz=20;
    printf("%d",xyz);
    return 0;
                                                               Which step not belong to the Place and Route flow?
                                                               Select the correct answer.
  }
                                                                                                                     B
What would be the output of the above C program?
                                                                  Floorplan
Select the correct answer.
                                                                  Clock Tree Synthesis
  XYZ
                                                                  Synthesis
  10
                                                                  Routing
  20
```



Select the correct answer.



Considering the provided FSM code, what modifications would you make to implement a 3-state machine with states S0, S1, and S2?

Select the correct answer.

Add an additional elsif branch for \$2 in Process 2

B

Change the type definition to type State_Type is (S0, S1, S2)


Add a third output signal

Modify the clock edge condition in Process 1

Which is valid C expression?

Select the correct answer.

int $my_num = 10_0000;$ Which of the below mentioned statements is wrong for electronic lithography? Select the correct answer. int $my_num = 100,000;$ In this method the electron beams are used as a source of radiation int my_num = 100000; The method of electron beam lithography is based on non-thermal influence left by electron beam on resist int my num = 100000; The ultraviolet beams fall on resist surface at electron beam lithography int $my_num = 100,000$; It is possible to reduce diffraction effects by increasing the electron accelerating voltage in electron beam lithography int \$my_num = 100000; The correct answer is missing int my num = 10.0000;



2nd round: (1h in English)

- What's an ASIC? What's a FPGA? What's the difference between them?
- How are asics created?
- What is the difference between a flip-flop and a latch?
- What is Setup time and hold time?
- How do you start a project?
- When facing a problem, what do you do?
- Do you prefer teamwork or individuals? Why?
- Tell us about a time you faced a problem while working on a project and how did you manage to find a solution?

3rd round: (30 min in English)

- Talk to us about yourself
- How does communication happen in a team?
- What thing that a team should have to succeed?

-

Siemens: (30 min via teams)

- What a VLSI?
- Development cycle of an IC?
- How do you implement a program on an FPGA board?

_