

1. Description


1.1. Project

Project Name	H2H4_0
Board Name	H2H4_0
Generated with:	STM32CubeMX 4.15.0
Date	09/01/2016

1.2. MCU

MCU Series	STM32L4
MCU Line	STM32L4x6
MCU name	STM32L486VGTx
MCU Package	LQFP100
MCU Pin number	100

2. Pinout Configuration



3. Pins Configuration


Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	PE2 *	I/O	GPIO_Analog	NC
2	PE3	I/O	GPIO_EXTI3	FG_GPOUT
3	PE4	I/O	GPIO_EXTI4	CHRG_PG
4	PE5	I/O	GPIO_EXTI5	CHRG_CHG
5	PE6	I/O	GPIO_EXTI6	CHRG_JACK_DET
6	VBAT	Power		
7	PC13 *	I/O	GPIO_Analog	NC
8	PC14/OSC32_IN	I/O	RCC_OSC32_IN	X2_P
9	PC15/OSC32_OUT	I/O	RCC_OSC32_OUT	X2_N
10	VSS	Power		
11	VDD	Power		
12	PH0/OSC_IN	I/O	RCC_OSC_IN	X1_P
13	PH1/OSC_OUT	I/O	RCC_OSC_OUT	X1_N
14	NRST	Reset		
15	PC0 *	I/O	GPIO_Analog	NC
16	PC1 *	I/O	GPIO_Analog	NC
17	PC2 *	I/O	GPIO_Output	VDD_AFE_D_EN
18	PC3 *	I/O	GPIO_Output	VDD_AFE_A_EN
19	VSSA	Power		
20	VREF-	Power		
22	VDDA	Power		
23	PA0	I/O	GPIO_EXTI0	SYS_WKUP
24	PA1	I/O	GPIO_EXTI1	AFE_DRDY
25	PA2 *	I/O	GPIO_Output	AFE_RESET
26	PA3 *	I/O	GPIO_Output	AFE_START
27	VSS	Power		
28	VDD	Power		
29	PA4 *	I/O	GPIO_Output	AFE_CS
30	PA5	I/O	SPI1_SCK	AFE_SCLK
31	PA6	I/O	SPI1_MISO	AFE_DOUT
32	PA7	I/O	SPI1_MOSI	AFE_DIN
33	PC4 *	I/O	GPIO_Analog	NC
34	PC5 *	I/O	GPIO_Output	VDD_SCREEN_EN
35	PB0	I/O	TIM3_CH3	UI_BUZZER
36	PB1 *	I/O	GPIO_Analog	NC
37	PB2 *	I/O	GPIO_Input	BOOT1

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
38	PE7	I/O	FMC_D4	
39	PE8	I/O	FMC_D5	
40	PE9	I/O	FMC_D6	
41	PE10	I/O	FMC_D7	
42	PE11	I/O	FMC_D8	
43	PE12	I/O	FMC_D9	
44	PE13	I/O	FMC_D10	
45	PE14	I/O	FMC_D11	
46	PE15	I/O	FMC_D12	
47	PB10	I/O	GPIO_EXTI10	TP_BUSY
48	PB11	I/O	GPIO_EXTI11	TP_PEN
49	VSS	Power		
50	VDD	Power		
51	PB12 *	I/O	GPIO_Output	TP_CS
52	PB13	I/O	SPI2_SCK	TP_SCLK
53	PB14	I/O	SPI2_MISO	TP_MISO
54	PB15	I/O	SPI2_MOSI	TP_MOSI
55	PD8	I/O	FMC_D13	
56	PD9	I/O	FMC_D14	
57	PD10	I/O	FMC_D15	
58	PD11	I/O	FMC_A16	
59	PD12 *	I/O	GPIO_Output	UI_BACKLIGHT
60	PD13 *	I/O	GPIO_Analog	NC
61	PD14	I/O	FMC_D0	
62	PD15	I/O	FMC_D1	
63	PC6 *	I/O	GPIO_Output	VDD_RF_PW_EN
64	PC7 *	I/O	GPIO_Output	VDD_RF_IO_EN
65	PC8 *	I/O	GPIO_Analog	NC
66	PC9 *	I/O	GPIO_Output	nSHUTD
67	PA8	I/O	RCC_MCO	
68	PA9	I/O	USART1_TX	BT_UART_TX
69	PA10	I/O	USART1_RX	BT_UART_RX
70	PA11	I/O	USART1_CTS	BT_UART_CTS
71	PA12	I/O	USART1_RTS	BT_UART_RTS
72	PA13	I/O	SYS_JTMS-SWDIO	
73	VDDUSB	Power		
74	VSS	Power		
75	VDD	Power		
76	PA14	I/O	SYS_JTCK-SWCLK	

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
77	PA15	I/O	SYS_JTDI	
78	PC10 *	I/O	GPIO_Output	UI_LED_R
79	PC11 *	I/O	GPIO_Output	UI_LED_G
80	PC12 *	I/O	GPIO_Output	UI_LED_B
81	PD0	I/O	FMC_D2	
82	PD1	I/O	FMC_D3	
83	PD2 *	I/O	GPIO_Analog	NC
84	PD3 *	I/O	GPIO_Analog	NC
85	PD4	I/O	FMC_NOE	
86	PD5	I/O	FMC_NWE	
87	PD6 *	I/O	GPIO_Analog	NC
88	PD7	I/O	FMC_NE1	
89	PB3	I/O	SYS_JTDO-SWO	
90	PB4	I/O	SYS_JTRST	
91	PB5 *	I/O	GPIO_Analog	NC
92	PB6	I/O	I2C1_SCL	FG_SCL
93	PB7	I/O	I2C1_SDA	FG_SCA
94	BOOT0	Boot		
95	PB8 *	I/O	GPIO_Analog	NC
96	PB9 *	I/O	GPIO_Analog	NC
97	PE0 *	I/O	GPIO_Analog	NC
98	PE1 *	I/O	GPIO_Analog	NC
99	VSS	Power		
100	VDD	Power		

* The pin is affected with an I/O function

4. Clock Tree Configuration



5. IPs and Middleware Configuration

5.1. FMC

NOR Flash/PSRAM/SRAM/ROM/LCD 1

Chip Select: set

Memory type: LCD Interface

LCD Register Select: A16

Data: 16 bits

5.1.1. NOR/PSRAM 1:

NOR/PSRAM control:

Memory type	LCD Interface
Bank	Bank 1 NOR/PSRAM 1
Write operation	Enabled
Extended mode	Disabled

NOR/PSRAM timing:

Address setup time in HCLK clock cycles	0 *
Data setup time in HCLK clock cycles	1 *
Bus turn around time in HCLK clock cycles	0 *

5.2. I2C1

I2C: I2C

5.2.1. Parameter Settings:

Timing configuration:

I2C Speed Mode	Standard Mode
I2C Speed Frequency (KHz)	50 *
Rise Time (ns)	0
Fall Time (ns)	0
Coefficient of Digital Filter	0
Analog Filter	Enabled
Timing	0x30408CFF *

Slave Features:

Clock No Stretch Mode	Disabled
General Call Address Detection	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0

5.3. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

**Low Speed Clock (LSE) : Crystal/Ceramic Resonator
mode: Master Clock Output**

5.3.1. Parameter Settings:

System Parameters:

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Disabled
Data Cache	Enabled
Flash Latency(WS)	4 WS (5 CPU cycle)

RCC Parameters:

HSI Calibration Value	16
MSI Calibration Value	0
MSI Auto Calibration	Disabled
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

Power Parameters:

Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
-------------------------------	---------------------------------

5.4. RTC

Alarm A: Internal Alarm A

5.4.1. Parameter Settings:

General:

Hour Format	Hourformat 24
Asynchronous Predivider value	127
Synchronous Predivider value	255

Calendar Time:

Data Format	Binary data format *
Hours	0
Minutes	0
Seconds	0
Day Light Saving: value of hour adjustment	Daylightsaving None
Store Operation	Storeoperation Reset

Calendar Date:

Week Day	Monday
Month	January
Date	1
Year	0

Alarm A:

Hours	0
Minutes	0
Seconds	0
Sub Seconds	0
Alarm Mask	

Alarm Mask All *

Alarm Sub Second Mask	All Alarm SS fields are masked.
Alarm Date Week Day Sel	Date
Alarm Date	1

5.5. SPI1

Mode: Full-Duplex Master

5.5.1. Parameter Settings:

Basic Parameters:

Frame Format	Motorola
Data Size	8 Bits *
First Bit	MSB First

Clock Parameters:

Prescaler (for Baud Rate)	64 *
Baud Rate	1.25 MBits/s *
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	2 Edge *

Advanced Parameters:

CRC Calculation	Disabled
-----------------	----------

NSS Signal Type

Software

5.6. SPI2

Mode: Full-Duplex Master

5.6.1. Parameter Settings:

Basic Parameters:

Frame Format	Motorola
Data Size	8 Bits *
First Bit	MSB First

Clock Parameters:

Prescaler (for Baud Rate)	64 *
Baud Rate	1.25 MBits/s *
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

Advanced Parameters:

CRC Calculation	Disabled
NSSP Mode	Disabled *
NSS Signal Type	Software

5.7. SYS

Debug: JTAG (5 pins)

Timebase Source: SysTick

5.8. TIM3

Clock Source : Internal Clock

Channel3: PWM Generation CH3

5.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	37 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	4545 *

Internal Clock Division (CKD)	No Division
Trigger Output (TRGO) Parameters:	
Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)
Clear Input:	
Clear Input Source	Disable
PWM Generation Channel 3:	
Mode	PWM mode 1
Pulse (16 bits value)	1000 *
Fast Mode	Disable
CH Polarity	High

5.9. TIM4

Clock Source : Internal Clock

5.9.1. Parameter Settings:

Counter Settings:	
Prescaler (PSC - 16 bits value)	40000 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	2000 *
Internal Clock Division (CKD)	No Division
Trigger Output (TRGO) Parameters:	
Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

5.10. USART1

Mode: Asynchronous

Hardware Flow Control (RS232): CTS/RTS

5.10.1. Parameter Settings:

Basic Parameters:	
Baud Rate	115200
Word Length	8 Bits (including Parity) *
Parity	None

Stop Bits	1
Advanced Parameters:	
Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable
Advanced Features:	
Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

5.11. FREERTOS

mode: Enabled

5.11.1. Config parameters:

Versions:

CMSIS-RTOS version	1.02
FreeRTOS version	8.2.3

Kernel settings:

USE_PREEMPTION	Enabled
CPU_CLOCK_HZ	SystemCoreClock
TICK_RATE_HZ	1000
MAX_PRIORITIES	7
MINIMAL_STACK_SIZE	64 *
MAX_TASK_NAME_LEN	24 *
USE_16_BIT_TICKS	Disabled
IDLE_SHOULD_YIELD	Enabled
USE_MUTEXES	Enabled
USE_RECURSIVE_MUTEXES	Disabled
USE_COUNTING_SEMAPHORES	Disabled
QUEUE_REGISTRY_SIZE	8
USE_APPLICATION_TASK_TAG	Disabled
TOTAL_HEAP_SIZE	40000 *
Memory Management scheme	heap_4

USE_ALTERNATIVE_API	Disabled
ENABLE_BACKWARD_COMPATIBILITY	Enabled
USE_PORT_OPTIMISED_TASK_SELECTION	Disabled
USE_TICKLESS_IDLE	Disabled
USE_TASK_NOTIFICATIONS	Enabled

Hook function related definitions:

USE_IDLE_HOOK	Disabled
USE_TICK_HOOK	Disabled
USE_MALLOC_FAILED_HOOK	Disabled
CHECK_FOR_STACK_OVERFLOW	Disabled

Run time and task stats gathering related definitions:

USE_TRACE_FACILITY	Enabled
GENERATE_RUN_TIME_STATS	Disabled

Co-routine related definitions:

USE_CO_ROUTINES	Disabled
MAX_CO_ROUTINE_PRIORITIES	2

Software timer definitions:

USE_TIMERS	Disabled
TIMER_TASK_PRIORITY	2
TIMER_QUEUE_LENGTH	10
TIMER_TASK_STACK_DEPTH	128

Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY	15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY	5

5.11.2. Include parameters:

Include definitions:

vTaskPrioritySet	Enabled
uxTaskPriorityGet	Enabled
vTaskDelete	Enabled
vTaskCleanUpResources	Disabled
vTaskSuspend	Enabled
vTaskDelayUntil	Disabled
vTaskDelay	Enabled
xTaskGetSchedulerState	Enabled
xTaskResumeFromISR	Enabled
xQueueGetMutexHolder	Disabled
xSemaphoreGetMutexHolder	Disabled
pcTaskGetTaskName	Disabled
uxTaskGetStackHighWaterMark	Disabled

xTaskGetCurrentTaskHandle	Disabled
eTaskGetState	Disabled
xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Disabled

*** User modified value**

6. System Configuration

6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
FMC	PE7	FMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE8	FMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE9	FMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE10	FMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE11	FMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE12	FMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE13	FMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE14	FMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE15	FMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD8	FMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD9	FMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD10	FMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD11	FMC_A16	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD14	FMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD15	FMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD0	FMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD1	FMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD4	FMC_NOE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD5	FMC_NWE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD7	FMC_NE1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	Pull-up	Very High *	FG_SCL
	PB7	I2C1_SDA	Alternate Function Open Drain	Pull-up	Very High *	FG_SCA
RCC	PC14/OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	X2_P
	PC15/OSC32_OUT	RCC_OSC32_OUT	n/a	n/a	n/a	X2_N
	PH0/OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	X1_P
	PH1/OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	X1_N
	PA8	RCC_MCO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	AFE_SCLK

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
					*	
	PA6	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	AFE_DOUT
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	AFE_DIN
SPI2	PB13	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	TP_SCLK
	PB14	SPI2_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	TP_MISO
	PB15	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	TP_MOSI
SYS	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	
	PA15	SYS_JTDI	n/a	n/a	n/a	
	PB3	SYS_JTDO-SWO	n/a	n/a	n/a	
	PB4	SYS_JTRST	n/a	n/a	n/a	
TIM3	PB0	TIM3_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	UI_BUZZER
USART1	PA9	USART1_TX	Alternate Function Push Pull	Pull-up	Very High *	BT_UART_TX
	PA10	USART1_RX	Alternate Function Push Pull	Pull-up	Very High *	BT_UART_RX
	PA11	USART1_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	BT_UART_CTS
	PA12	USART1_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	BT_UART_RTS
GPIO	PE2	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PE3	GPIO_EXTI3	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	FG_GPOUT
	PE4	GPIO_EXTI4	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	CHRG_PG
	PE5	GPIO_EXTI5	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	CHRG_CHG
	PE6	GPIO_EXTI6	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	CHRG_JACK_DET
	PC13	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PC0	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PC1	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PC2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	VDD_AFE_D_EN
	PC3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	VDD_AFE_A_EN
	PA0	GPIO_EXTI0	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	SYS_WKUP
	PA1	GPIO_EXTI1	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	AFE_DRDY
	PA2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	AFE_RESET
	PA3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	AFE_START
	PA4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	AFE_CS
	PC4	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PC5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	VDD_SCREEN_EN
	PB1	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PB2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	BOOT1
	PB10	GPIO_EXTI10	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	TP_BUSY
	PB11	GPIO_EXTI11	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	TP_PEN
	PB12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	TP_CS
	PD12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	UI_BACKLIGHT
	PD13	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PC6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	VDD_RF_PW_EN
	PC7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	VDD_RF_IO_EN
	PC8	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PC9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	nSHUTD
	PC10	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	UI_LED_R
	PC11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	UI_LED_G
	PC12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	UI_LED_B
	PD2	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PD3	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PD6	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PB5	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PB8	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PB9	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PE0	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC
	PE1	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	NC

6.2. DMA configuration

DMA request	Stream	Direction	Priority
I2C1_RX	DMA1_Channel7	Peripheral To Memory	Low
I2C1_TX	DMA1_Channel6	Memory To Peripheral	Low
USART1_RX	DMA1_Channel5	Peripheral To Memory	Medium *
USART1_TX	DMA1_Channel4	Memory To Peripheral	Medium *
MEMTOMEM	DMA2_Channel1	Memory To Memory	Low
SPI1_RX	DMA1_Channel2	Peripheral To Memory	High *
SPI1_TX	DMA1_Channel3	Memory To Peripheral	High *

I2C1_RX: DMA1_Channel7 DMA request Settings:

Mode: Normal
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

I2C1_TX: DMA1_Channel6 DMA request Settings:

Mode: Normal
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

USART1_RX: DMA1_Channel5 DMA request Settings:

Mode: Normal
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

USART1_TX: DMA1_Channel4 DMA request Settings:

Mode: Normal

Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

MENTOMEM: DMA2_Channel1 DMA request Settings:

Mode: Normal
Src Memory Increment: Disable
Dst Memory Increment: Disable
Src Memory Data Width: Byte
Dst Memory Data Width: Byte

SPI1_RX: DMA1_Channel2 DMA request Settings:

Mode: Normal
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

SPI1_TX: DMA1_Channel3 DMA request Settings:

Mode: Normal
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Prefetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
EXTI line0 interrupt	true	5	0
EXTI line1 interrupt	true	6	0
EXTI line3 interrupt	true	8	0
EXTI line4 interrupt	true	9	0
DMA1 channel2 global interrupt	true	5	0
DMA1 channel3 global interrupt	true	5	0
DMA1 channel4 global interrupt	true	5	0
DMA1 channel5 global interrupt	true	5	0
DMA1 channel6 global interrupt	true	5	0
DMA1 channel7 global interrupt	true	5	0
EXTI line[9:5] interrupts	true	9	0
TIM4 global interrupt	true	5	0
EXTI line[15:10] interrupts	true	7	0
RTC alarm interrupt through EXTI line 18	true	5	0
PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/35/36/37/38	unused		
RTC tamper and time stamp, CSS on LSE interrupts through EXTI line 19	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM3 global interrupt	unused		
I2C1 event interrupt	unused		
I2C1 error interrupt	unused		
SPI1 global interrupt	unused		
SPI2 global interrupt	unused		
USART1 global interrupt	unused		
DMA2 channel1 global interrupt	unused		
FPU global interrupt	unused		

*** User modified value**

7. Power Plugin report

7.1. Microcontroller Selection

Series	STM32L4
Line	STM32L4x6
MCU	STM32L486VGTx
Datasheet	025977_Rev3

7.2. Parameter Selection

Temperature	25
Vdd	null

8. Software Project

8.1. Project Settings

Name	Value
Project Name	H2H4_0
Project Folder	C:\Users\carpanta\Documents\GitHub\tiic-2015\code\v4.0 PersimmonL4\H2H4_0
Toolchain / IDE	EWARM
Firmware Package Name and Version	STM32Cube FW_L4 V1.5.1

8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No