

Version 1.08

# UCSD CSE 30


## Aarch32 Assembly – Mask, Shifts, Floating Point

Week 10



Lecture 28

Keith Muller

IBM 360- 1965



## Bitwise Instructions



`<op> Rd, Rn, constant // Rd = Rn <op> constant`  
`<op> Rd, constant // Rd = Rd <op> constant`  
`<op> Rd, Rn, Rm // Rd = Rn <op> Rm`

**Bytes:**  $0 \leq \text{imm8} \leq 255$  + values from "rotating" rot 4 bits

Bitwise <code>&lt;op&gt;</code> description	<code>&lt;op&gt;</code> Syntax	Operation
Bitwise <b>AND</b>	<code>and Rd, Rn, Op2</code>	$R_d \leftarrow R_n \& Op2$
<b>Bit Clear</b> each bit in Op2 that is a 1, the same bit in $R_d$ , is cleared	<code>bic Rd, Rn, Op2</code>	$R_d \leftarrow R_n \& \sim Op2$
Bitwise <b>OR</b>	<code>orr Rd, Rn, Op2</code>	$R_d \leftarrow R_n   Op2$
Exclusive <b>OR</b>	<code>eor Rd, Rn, Op2</code>	$R_d \leftarrow R_n \wedge Op2$

# Masking Summary


**Select a field:** Use **and** with a **mask** of one's surrounded by zero's to select the bits that have a 1 in the mask, all other bits will be set to zero

selects this field when used with and



**Clear a field:** Use **and** with a mask of zero's surrounded by one's to select the bits that have a 1 in the mask, all other bits will be set to zero

clears this field when used with and



**Isolate a field:** Use **lsl**, **lsl**, **rot** to get a field surrounded by zeros





lsl to get this edge into msb

lsl to get this edge into lsb

**Insert a field:** Use **orr** with fields surrounded by zeros




## Shift and Rotate Instructions



Instruction	Syntax	Operation	Notes	Diagram
Logical Shift Left	LSL $R_d, R_m, const5$	$R_d \leftarrow R_m \ll const5$	Zero fills shift: 0 - 31	
	LSL $R_d, R_m, R_s$	$R_d \leftarrow R_m \ll R_s$		
Logical Shift Right	LSR $R_d, R_m, const5$	$R_d \leftarrow R_m \gg const5$	Zero fills shift: 1 - 32	
	LSR $R_d, R_m, R_s$	$R_d \leftarrow R_m \gg R_s$		
Arithmetic Shift Right	ASR $R_d, R_m, const5$	$R_d \leftarrow R_m \ggg const5$	Sign extends shift: 1 - 32	
	ASR $R_d, R_m, R_s$	$R_d \leftarrow R_m \ggg R_s$		
Rotate Right	ROR $R_d, R_m, const5$	$R_d \leftarrow R_m \text{ ror } const5$	right rotate rot: 0 - 31	
	ROR $R_d, R_m, R_s$	$R_d \leftarrow R_m \text{ ror } R_s$		

# Isolating Unsigned Bitfields

Hint: Useful for PA5



- You can use `ror` to move the field to the desired location
- Alternative: If you can create an **immediate value mask** with a data operation like: `movn, mov, add, or sub` that is often faster

## C fread/fwrite Example - 1

```
#include <stdio.h>
#include <stdlib.h>
#include <errno.h>
#define BFSZ      8192 /* size of read */
int main(void)
{
    char fbuf[BFSZ];
    FILE *fin, *fout;
    size_t readlen;
    size_t bytes_copied = 0;
    retval = EXIT_SUCCESS;

    if (argc != 3){
        fprintf(stderr, "%s requires two args\n", argv[0]);
        return EXIT_FAILURE;
    }
    /* Open the input file for read */
    if ((fin = fopen(argv[1], "r")) == NULL) {
        fprintf(stderr, "fopen for read failed\n");
        return EXIT_FAILURE;
    }
    /* Open the output file for write */
    if ((fout = fopen(argv[2], "w") == NULL) {
        fprintf(stderr, "fopen for write failed\n");
        fclose(fin);
        return EXIT_FAILURE;
    }
}
```

To handle  
bytes moved

```
% ls -ls ZZZ
ls: ZZZ: No such file or directory
% ./a.out cp.c ZZZ
bytes copied: 1122
% ls -ls cp.c ZZZ
8 -rw-r--r--  1 kmuller  staff  1122 Jul  2 08:51 ZZZ
8 -rw-r--r--  1 kmuller  staff  1122 Jul  2 08:49 cp.c
```


## C fread/fwrite Example - 2

```
/* Read from the file, write to fout */  
while ((readlen = fread(fbuf, 1, BUFSIZ, fin)) > 0) {  
    if (fwrite(fbuf, 1, readlen, fout) != readlen) {  
        fprintf(stderr, "write failed\n");  
        retval = EXIT_FAILURE;  
        break;  
    }  
    bytes_copied += readlen; //running sum bytes copied  
}  
  
if (retval == EXIT_FAILURE)  
    printf("Failure Copy did not complete only ");  
printf("Bytes copied: %zu\n", bytes_copied);  
  
fclose(fin);  
fclose(fout);  
  
return retval;  
}
```

By using an element size of 1 with a char buffer, this is byte I/O


Capture the bytes read so you know how many bytes to write

unless file length is an exact multiple of BUFSIZ, the last fread() will always be less than BUFSIZ which is why you write readln



Jargon: the last record is often called the "runt"

## Scientific Notation Binary



The diagram illustrates the components of binary scientific notation. It shows the expression  $+1.01_2 \times 2^{-1}$ . Labels with arrows point to specific parts: 'sign' points to the '+' sign; 'mantissa' points to the '1.01' part with a bracket above it; 'binary point' points to the '.'; 'exponent' points to the '-1' in the power of 2; and 'radix (base)' points to the '2' in the power of 2.

$$\begin{array}{c} \text{mantissa} \\ \text{sign} \rightarrow +1.01_2 \times 2^{-1} \\ \text{binary point} \uparrow \\ \text{exponent} \swarrow \\ \text{radix (base)} \nwarrow \end{array}$$


- Computer hardware that supports this is called **floating point hardware** due to the “floating” of the binary point
- Declare such variable in C as `float` (or `double`)



# Floating Point Representation


- Analogous to scientific notation
- In Decimal:
  - 12000000, is  $1.2 \times 10^7$  In C: 1.2e7
  - 0.0000012, is  $1.2 \times 10^{-6}$  In C: 1.2e-6
- In Binary:
  - 11000.000, is  $1.1 \times 2^4$
  - 0.000101, is  $1.01 \times 2^{-4}$

# Fractional Fixed Point Binary Numbers



Binary	Decimal
$2^{-1}$	0.5
$2^{-2}$	0.25
$2^{-3}$	0.125
$2^{-4}$	0.0625

- **"Binary Point"**, like **decimal point**, signifies boundary between integer and fractional parts
- Bits to right of "binary point" represent fractional powers of 2



## Examples:

If the fixed-point format is xxxx.xxxx

$$10.1010_2 = 1 \times 2^1 + 1 \times 2^{-1} + 1 \times 2^{-3} = 2.625_{10}$$

$$100.1_2 = 1 \times 2^2 + 1 \times 2^{-1} = 4.5_{10}$$

$$1.111_2 = 1 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} = 1.875_{10}$$

## Scientific Notation – Base 10

### Examples In Base 10:

$$42.4 \times 10^5 = 4.24 \times 10^6$$

$$324.5 \times 10^5 = 3.245 \times 10^7$$

$$0.624 \times 10^5 = 6.24 \times 10^4$$

### Observation on base 10:

- We usually adjust the exponent until we get down to one digit to the left of the decimal point
- The mantissa is **normalized**

## Normalized Scientific Notation

- Convert from **scientific notation** to fixed **binary point**
- Perform the multiplication by shifting the decimal until the exponent disappears

Binary	Decimal
$2^{-1}$	0.5
$2^{-2}$	0.25
$2^{-3}$	0.125
$2^{-4}$	0.0625

- Example:  $1.011_2 \times 2^4 = 10110_2 = 22_{10}$
- Example:  $1.011_2 \times 2^{-2} = 0.01011_2 = 0.34375_{10}$
- Convert from **binary point** to **normalized scientific notation**
  - Distribute out exponents until **binary point is to the right of a single digit**
  - Example:  $1101.001_2 = 1.101001_2 \times 2^3$

## Scientific Notation – Base 2

### In Base 2:

$$10.1 \times 2^5 = 1.01 \times 2^6$$

$$1011.1 \times 2^5 = 1.0111 \times 2^8$$

$$0.110 \times 2^5 = 1.10 \times 2^4$$

- Normalizing with base 2 :
- There is *always* a 1 to the left of the decimal point!
- The 1 is called the hidden bit
- We do not have to store the hidden bit since it is there in every normalized mantissa
- "Hidden bit" allows number to have One additional digit for increased precision

### • Conversion Rules

- Adjust x to always be in the format 1.XXXXXXXXXX... (mantissa is normalized)
- Mantissa portion ONLY encodes what is to the right of the decimal point
- Mantissa encoding is 1.[FRACTION BINARY DIGITS]
- But only [FRACTION BINARY DIGITS] are stored

# Floating Point Numbers: Implementation Approach


- Supports a wide range of numbers, but limited precision
- Represent scientific notation numbers like  $1.202 \times 10^6$

$$(-1)^S M 2^E$$



- **Sign bit** (a single bit): 0 positive, 1 negative
- **Exponent:** encoding of  $E$  above (it is NOT  $E$  directly represented in binary)
- **Fraction:** encoding of  $M$  above (it is NOT  $M$  directly represented in binary)

## Floating Point Number in a Byte (Not A Real Format)



- **Mantissa encoding:** = 1.[xxxx] encoded as an unsigned value
- **Exponent encoding:** 3 bits encoded as an unsigned value using bias encoding
  - Use the following variation of Bias encoding =  $(2^{E-1} - 1)$
  - 3 bits for the bias we have  $2^{3-1} - 1 = 2^2 - 1 =$  a bias of 3
  - **With a Bias of 3:** positive and negative numbers range: small to large is:  $2^{-3}$  to  $2^4$

Actual	-3	-2	-1	0	1	2	3	4
Bias	+ 3	+ 3	+ 3	+ 3	+ 3	+ 3	+ 3	+3
Biased	0	1	2	3	4	5	6	7

## Floating Point Number (8-bits) Number Range: $2^{-3}$ to $2^4$



0.0 Special case in this simple model  
we do not put back the “hidden bit”



Smallest Non-zero Positive  
 $0.00\textcolor{brown}{1}0001 = \textcolor{brown}{1}/8 + 1/128 = 0.1328125$  base 10



Largest Positive/Negative  
 $\textcolor{brown}{1}.\textcolor{blue}{1111} \times 2^4 = \textcolor{brown}{1}\textcolor{blue}{1111} = 31$  base 10




Smallest (closest to zero) Number  
 $\textcolor{brown}{1}.\textcolor{blue}{0000} \times 2^{-3} = 0.00\textcolor{brown}{1}000 = \textcolor{brown}{1}/8 = -0.125$  base 10

Note: Orange is hidden bit added back



# Decimal to Float



**Step 1:** convert from base 10 to binary (absolute value)

$$-0.375 (\text{decimal}) = 0000.0110_{\text{base } 2}$$

Binary	Decimal
$2^{-2}$	0.25
$2^{-3}$	0.125

**Step 2:** Find out how many places to shift to get the number into the normalized 1.xxxx mantissa format

$$0000.0110_2 = 1.1000 \times (2^{-2})_{\text{base } 10}$$

$$\text{exponent: } -2_{10} + \text{bias of } 3_{10} = 1_{10} = 0b001 \text{ for the exponent (after adding the bias)}$$

**Step 3:** Use as many digits as possible to the right of the decimal point in the fractional .xxxx part

$$1.1000$$


**Step 4:** Sign bit

positive sign bit is 0

negative sign bit is 1

S	exponent	fraction
1	0b001	0b1000
	0x9	0x8

$$= 0x98$$



Step 1: Break into binary fields

0x45 =

0x4		0x5
s	exponent	fraction
0	0b100	0b0101

Step 2: Extract the unbiased exponent

0b100 = 4<sub>base 10</sub> - bias of 3<sub>10</sub> = 1<sub>10</sub> for the exponent (bias removed)

Step 3: Express the mantissa (restore the hidden bit)

1.0101

Step 4: Apply the unbiased exponent

1.0101<sub>base 2</sub> × (2<sup>1</sup>)<sub>base 10</sub> = 10.101

Step 5: Convert to decimal


10.101 = 2.625<sub>base 10</sub>

Step 6: Apply the Sign

+ 2.625<sub>base 10</sub>


Binary	Decimal
2 <sup>-1</sup>	0.5
2 <sup>-2</sup>	0.25
2 <sup>-3</sup>	0.125
2 <sup>-4</sup>	0.0625

## IEEE “754” Floating Point Double and Single Precision



Bias is  $(2^{8-1} - 1) = 127$


*single precision floating point number* =  $(-1)^s \times 2^{E-127} \times 1.\text{fraction}$



bias is  $(2^{11-1} - 1) = 1023$

*double precision floating point number* =  $(-1)^s \times 2^{E-1023} \times 1.\text{fraction}$

# Decimal to IEEE Single Precision Float



Binary	Decimal
2 <sup>-2</sup>	0.25
2 <sup>-3</sup>	0.125

**Step 1:** convert from base 10 to binary (absolute value)

$$-13.375 (\text{decimal}) = 1101.0110$$

**Step 2:** Find out how many places to shift to get the number into the normalized 1.xxxx mantissa format


$$1101.0110 = 1.1010110 \times (2^3)_{\text{base } 10}$$

$$3 + \text{bias of } 127 = 130 \text{ for the exponent} = 0b1000\ 0010$$

**Step 3:** Use as many digits that fit to the right of the decimal point in the fractional .xxxx part (0 pad )


$$1.1010110\ 0000\ 0000\ 0000\ 0000$$

**Step 4:** If the sign is positive sign bit is 0, otherwise it is 1



$$0xc\ 0x1\ 0x5\ 0x6\ 0x0\ 0x0\ 0x0\ 0x0 = 0xc1560000$$


# IEEE Single Precision Float to Decimal



**Step 1:** Break into binary fields and **expand** as needed

0xc0b00000 =

**Step 2:** Find the exponent



0b10000001 = 129<sub>base 10</sub> - bias of 127<sub>10</sub> = 2<sub>10</sub> exponent with bias added

**Step 3:** Express the mantissa (restore the hidden bit)

1.0110

**Step 4:** Apply the exponent

1.0110 x (2<sup>2</sup>)<sub>base 10</sub> = 101.10

**Step 5:** Convert to decimal

101.10 = 5.5

**Step 6:** Apply the Sign


-5.5

Binary	Decimal
2 <sup>-1</sup>	0.5
2 <sup>-2</sup>	0.25
2 <sup>-3</sup>	0.125
2 <sup>-4</sup>	0.0625

**Hardware – Not On Final – FYI Only**


## Primary Processor State Elements

- These major elements **contain the current state of a processor**:
- For purpose of class, instructions and data are shown stored using different memories – cse141/cse120 subjects



## Simple ALU (Arithmetic Logic Unit)

- Processors contain a special logic block called the **Arithmetic Logic Unit** or **ALU**
- The **ALUop control lines** (two in this simplistic case) specify the actual operation to be performed
- For our ARM CPU: N is 32



ALU Control Lines ALUcontrol (1:0)	Function Performed
00	ADD Result, A, B
01	SUB Result, A, B
10	AND Result, A, B
11	OR Result, A, B

**Example:** Perform  $A \text{ OR } B$

$ALUControl = 11$

$Result = A \text{ OR } B$




# Memory Arrays

- Efficiently store large amounts of data
- Different types based on the technology used in the storage element. Examples:
  - Dynamic random-access memory (DRAM)
  - Static random-access memory (SRAM)
  - NVM (non-volatile memory, flash, Intel Optane, etc.)




## Interfaces: Address & Data, R/W

- $M$ -bit data value read/written at each unique  $N$ -bit address




## Memory Arrays

- 2-dimensional array of bit cells
  - Each bit cell stores one bit of data
- $N$  address bits and  $M$  data bits:
  - $2^N$  rows and  $M$  columns
  - **Depth:** number of rows (number of words)
  - **Width:** number of columns (size of word)
  - **Array size:** depth  $\times$  width =  $2^N \times M$




## Multi-Ported Register File (Memory)

- **Port:** address/data pair
- 4-ported memory (N address bits, M data bits)
  - 2 read data (out) ports (A1/RD1, A2/RD2)
  - 1 write data (in) port (A3/WD3, WE3 high enables writing)
  - 1 R15 Write Port (Always enabled)




## Clocked Circuit





- Clocked circuits employs a synchronizing signal called a **clock**
  - A clock is a periodic train of pulses; 0s and 1s
- A clock determines **when** computational activities occur
- Other inputs determine **what** changes will occur

## Steering Logic Multiplexers (or Muxes)



- Connects (*routes*) one of  $2^n$  inputs to the output
  - 1 output
  - $2^n$  data inputs
  - $n$  control lines selects just one of the inputs to route to the output
- “Selects” (*decides*) which input connects to output

## Multiplexers (or Muxes)




**2:1 MUX  
Functional**

<i>S</i>	<i>Output</i>
0	A
1	B

## Step 1: Instruction Fetch (ldr)



Steps through the program by fetching machine code from instruction memory



Hardware Decodes each instructions and uses logic + mux's on the bit fields to route the data to/from destinations and functional units

## Step 1: Instruction Fetch (LDR)


`ldr Rd, [Rn, imm12]`






## Step 2: Read source operands from Register File

`ldr Rd, [Rn, imm12]`




## Step 3: Extend the Immediate Field From 12 to 32 bits

`ldr Rd, [Rn, imm12]`




## Step 4: Read The Base Register

`ldr Rd, [Rn, imm12]`




## Step 5: Generate The memory address ( $R_n + \text{imm12}$ )

`ldr Rd, [Rn, imm12]`





U	Operation
0	Sub From Base
1	Add to Base

ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR



## Step 6: Read Data from memory



`ldr Rd, [Rn, imm12]`



ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR


## Step 7: write Memory to Register Rd

`ldr Rd, [Rn, imm12]`




ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

## Step 8: Get The address of the next instruction



Dedicated + 4 adder for stepping through instructions

## Datapath to keep R15 consistent with the PC





- **Source:** R15 must track the PC and be available to read/write in the Register File
  - PC/r15 can be read explicitly in an instruction
  - Value in PC/r15 is = current PC plus 8 (for pipelining – cse141) & updated every cycle!
- **Destination:** Can write explicitly to PC/r15 (causes a branch as a side effect)



# STR (Same as ldr except must write Rd to memory)

`str Rd, [Rn, imm12]`





ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

x

# STR Read Register Rd

`str Rd, [Rn, imm12]`





ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

x

# STR write the contents of Rd to memory

`str Rd, [Rn, imm12]`




ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

x

## Data Processing Instructions: Src2 immediate

### Data-processing



`add Rd, Rn, imm8`



- Must Modify extend logic
- Read from **Rn** and **Imm8** (*ImmSrc* chooses zero-extended *Imm8* instead of *Imm12*)
- Write *ALUResult* to register file
- Write to **Rd**

ImmSrc <sub>0</sub>	ExtImm	Description
0	{24'b0, Instr <sub>7:0</sub> }	Zero-extended <i>imm8</i>
1	{20'b0, Instr <sub>11:0</sub> }	Zero-extended <i>imm12</i>

# Data Processing Instructions: Src2 + immediate

**add Rd, Rn, imm8**

- Read from **Rn** and **Imm8** (control lines *ImmSrc* chooses the zero-extended *Imm8* instead of *Imm12*)
- We can get *ALUResult*, but how to route to the register file?



Control	Value
PCsrc	0
ReqWrite	1
ImmSrc	0
ALUcontrol	00
MemWrite	0
MementoReg	0



ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

X

# Data Processing Instructions: Src2 immediate

**add Rd, Rn, imm8**

- Solution: Add Mux to route ALU output around memory to Write to Rd





Control	Value
PCsrc	0
ReqWrite	1
ImmSrc	0
ALUcontrol	00
MemWrite	0
MemtoReg	0

ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

X

# Data Processing Instructions: Src2 immediate

- Read from **Rn** and **Imm8** (control lines *ImmSrc* chooses the zero-extended **Imm8** instead of **Imm12**)
- Set ALUFlags, no Rd writeback!**      **cmp Rn, imm8**



Control	Value
PCsrc	0
ReqWrite	0
ImmSrc	0
ALUcontrol	01
MemWrite	0
MemtoReg	x


ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

X

## Data Processing Instructions: Src2 Register

- Read from **Rn** and **Rm** (instead of **Imm8**)
- Write *ALUResult* to register file
- Write to **Rd**

### Data-processing



**add Rd, Rn, Rm**

ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR




# Data Processing Instructions: Src2 Register

- For RM we need to Add mux to route bits 3:0 to A2
- Read from  $R_n$  and  $R_m$  (instead of  $Imm8$ )
- Need to get RD2 to ALU!

add  $R_d$ ,  $R_n$ ,  $R_m$

Control	Value
PCSrc	0
RegSrc	0
ReqWrite	1
ImmSrc	X
ALUSrc	0
ALUControl	00
MemWrite	0
MemtoReg	0




# Data Processing Instructions: Src2 Register

- Add Mux to route RD2 to ALU, **and** another mux to route bits 3:0 to A2
- Read from **Rn** and **Rm** (instead of **Imm8**)
- Write **ALUResult** to register file
- Write to **Rd**

**add Rd, Rn, Rm**

Control	Value
PCsrc	0
RegSrc	0
ReqWrite	1
ImmSrc	X
ALUSrc	0
ALUControl	00
MemWrite	0
MemtoReg	0





# Data Processing Instructions: Src2 Register

- Read from **Rn** and **Rm** (instead of **Imm8**)
- Set **ALUFlags**

**cmp Rn, Rm**


Control	Value
PCSrc	0
RegSrc	0
ReqWrite	0
ImmSrc	X
ALUSrc	0
ALUControl	01
MemWrite	0
MemtoReg	0



## Branch Instruction Format (B and BL)

- **Branch Target Address (BTA)**
  - Next PC when branch taken
  - **BTA** is relative to current **PC + 8**
- **imm24** = # of words (instructions) BTA is away from PC+8

0xA0		<b>BLT THERE</b>	← <b>PC</b>	
0xA4		add r0, r1, r2		• PC = 0xA0
0xA8		sub r0, r0, r9	← <b>PC+8</b>	• PC + 8 = 0xA8
0xAC		add sp, sp, 8		• <b>THERE</b> label is 3 instructions past PC+8
0xB0		bx lr		• So, <i>imm24</i> = 3
0xB4	<b>THERE</b>	sub r0, r0, 1	← <b>BTA</b>	
0xB8		b1 TEST		



# Branch Instruction: B


Calculate branch target address:

$ExtImm = Imm24 \ll 2$  and sign-extended

$BTA = (ExtImm) + (PC + 8)$

Be careful of textbook inconsistency in bit ordering!


Control	Value
PCsrc	1
RegSrc[1:0]	X1
ReqWrite	0
ImmSrc	10
ALUSrc	1
ALUcontrol	00
MemWrite	0
MemtoReg	0



## Branch Instruction: Extend Functional Unit

ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

ImmSrc <sub>1:0</sub>	ExtImm	Description
00	{24'b0, Instr <sub>7:0</sub> }	Zero-extended <i>imm8</i>
01	{20'b0, Instr <sub>11:0</sub> }	Zero-extended <i>imm12</i>
10	{6{Instr <sub>23</sub> }, Instr <sub>23:0</sub> } 00	Sign-extended <i>imm24</i>



Control	Add r2,r1, 4 <i>Rd, Rn, imm8</i>	cmp r1, 4 <i>Rn, imm8</i>	Add r3,r7,r1 <i>Rd, Rn, Rm</i>	sub r3,r7,r1 <i>Rd, Rn, Rm</i>	and r3,r7,r1 <i>Rd, Rn, Rm</i>	Str r5, [r6, #44] <i>Rd, [Rn,imm12]</i>	ldr r4, [r0, r1] <i>Rd, [Rn, Rm]</i>	b label <i>s_ext_imm24</i>
PCsrc	0	0	0	0	0	0	0	1
RegSrc[1:0]	X0	X0	00	00	00	10	00	X1
ReqWrite	1	0	1	1	1	0	1	0
(n) RA1[3:0]	0001	0001	0111	0111	0111	0110	0000	1111
(m) RA2[3:0]	xxxx	xxxx	0001	0001	0001	0101	0001	xxxx
(d) RA3[3:0]	0010	xxxx	0011	0011	0011	XXXX	0100	xxxx
ImmSrc[1:0]	00	00	xx	xx	xx	01	xx	10
ALUSrc	1	1	0	0	0	1	0	1
ALUcontrol[1:0]	00	01	00	01	10	00	00	00
MemWrite	0	0	0	0	0	1	0	0
MemtoReg	0	0	0	0	0	X	1	0

