


## Features:


- RoHS 2002/95/EC
- Small size 7x5mm
- Low cost to performance
- 3.0 ~ 5.5 volt available
- Tolerance and stability to ±25ppm
- Ultra low jitter <11ps
- Tristate or power down available



## **APQO 7050**

Specifications					
	APQO 7050	Remarks			
Frequency range	1MHz ~ 133MHz	Please specify			
Frequency stability	±25ppm ~ ±100ppm	Please specify			
Operating temperature	0°C ~ +70°C40°C ~ +85°C	Please specify			
Storage temperature	-55°C ~ +125°C				
Programmable voltage 1 ~ 133 MHz	5.0V ±10%				
Programmable voltage 1 ~ 100 MHz	3.3V ±10%				
Aging (ppm / Year), Ta = 25C, Vdd = 5 / 3.3 V	±5ppm				
Programmable output level	CMOS / TTL				

Operatir	ng conditions			
		Min	Max	Unit
Vdd	Supply voltage	3.0	5.5	V
CTTL	Max capacitive load on outputs for TTL levels			25
	4.5 V ~ 5.5 V Vdd 40 MHz		50	pF
	4.5 V ~ 5.5 V Vdd > 40 ~ 133 MHz		25	pF
Ссмоѕ	Max capacitive load on outputs for CMOS levels			
	4.5 V ~ 5.5 V Vdd 66 MHz		50	pF
	4.5 V ~ 5.5 V Vdd > 66 ~ 133 MHz		25	pF
	3.0 V ~ 3.6 V Vdd 40 MHz		30	pF
	3.0 V ~ 3.6 V Vdd > 40 ~ 100 MHz		15	pF



0	- 10.000000M	- APQO 7050	- 50	- 5.0	- A	/ T	1
Part	Frequency	Type/Package	Tolerance	Voltage	Temperature	Option	Packaging
O=Oscillator	M=MHz	APQO= programmable QO	±ppm	5.0=5.0Volt	A= 0°C ~ +70°C	T= Tristate	blank = tube
		7050=SMD 7x5		3.3=3.3Volt	B= -10°C ~ +60°C	P = Power down	
					C= -10°C ~ +70°C		
					D= -20°C ~ +70°C		
					E= -40°C ~ +85°C		



## **APQO 7050**

Electrical characteristics						
	Test conditions	Min	Тур	Max	Unit	
Input characteristics (Pin 1):						
Vı∟, Low-level input voltage	4.5 ~ 5.5 V Vdd			0.8	V	
то Tri-state or power down	3.0 ~ 3.6 V Vdd			0.2 Vdd	V	
Vıн, High-level iInput voltage	4.5 ~ 5.5 V Vdd	2.0			V	
TO Enable output or no connect	3.0 ~ 3.6 V Vdd	0.7 Vdd			V	
I⊩, Input low current	VIN = 0V			10	μΑ	
Ін, Input high current	VIN = Vdd			5	μΑ	
Input characteristics	4.5 V ~ 5.5 V Vdd, 16 mA loL			0.4	V	
Vol., Low-level output voltage	3.0 V ~ 3.6 V Vdd, 8 mA IoL			0.4	V	
Vонтть, High-level output voltage TTL	4.5 V ~ 5.5 V Vdd, -16 mA loL	2.4			V	
Vонсмоs, High-level CMOS voltage	4.5 ~ 5.5 Vdd, -16 mA loL	Vdd - 0.4			V	
	3.0 V ~ 3.6 V Vdd, -8 mA loL	Vdd - 0.4			V	
Power supply current	4.5 ~ 5.5 Vdd, Output-freq 133 MHz			45	mA	
(unloaded)	3.0 ~ 3.6 Vdd, Output-freq 100 MHz			25	mA	
Standby current			10	50	μΑ	
Input pull-up resistor	4.5 ~ 5.5 Vdd, VIN = 0V	1.1	3.0	8.0	M	
(Pin 1)	4.5 ~ 5.5 Vdd, ViN = 0.7 V	50	100	200	K	
Tri-state leakage current	5.0 Vdd		20		μΑ	
Output enable mode	Output is Tri-stated					
Power down mode	Output is Tri-stated					

Output clock switching characteristics					
Description	Test conditions	Min	Тур	Max	Unit
Duty cycle					
TTL @ 1.4 V	50 MHz, CL = 50 pF	45		55	%
4.5 ~ 5.5 Vdd	50 ~ 66 MHz, CL = 15 pF	45		55	%
	66 ~ 125 MHz, CL = 25 pF	40		60	%
	125 ~ 133 MHz, CL = 15 pF	40		60	%
Duty cycle:					
CMOS @ Vdd / 2	66 MHz, CL 25 pF	45		55	%
4.5 ~ 5.5 Vdd	66 ~ 125 MHz, C∟ 25 pF	40		60	%
3.0 ~ 3.6 Vdd	125 ~ 133 MHz, C∟ 15 pF	40		60	%
	40 MHz, CL 30 pF	45		55	%
	40 ~ 100 MHz, CL 15 pF	40		60	%
Output clock rise / fall	0.8 V ~ 2.0 V, 4.5 ~ 5.5 Vdd, CL = 50			1.8	ns
	0.8 V ~ 2.0 V, 4.5 ~ 5.5 Vdd, CL = 25			1.2	ns
	0.8 V ~ 2.0 V, 4.5 ~ 5.5 Vdd, CL = 15			0.9	ns
	0.2 ~ 0.8 Vdd, 4.5 ~ 5.5 Vdd, CL = 50			3.4	ns
	0.2 ~ 0.8 Vdd, 3.0 ~ 3.6 Vdd, CL = 30			4.0	ns
	0.2 ~ 0.8 Vdd, 3.0 ~ 3.6 Vdd, CL = 15			2.4	ns
Start up time	From power on			2	ms
Power down delay time					
Synchronous	PWR_DWN pin LOW to output Hi-Z		T/2	T+10	ns
Asynchronous			10	15	ns
Output disable time					
Synchronous	OE pin LOW to output Hi-Z		T/2	T+10	ns
Asynchronous	T = Frequency oscillator period		10	15	ns
Output enable time				100	ns
Period Jitter:	1 - 133MHz		8	11	ps
Peak to peak	33.000 MHz		65	99	ps
Tour to pour	> 33.000 MHz		65	80	ps