

















原理图	Schematic1	更新日期	2024-11-05
		创建日期	2024-07-29
图页	power	物料编码	
绘制		HELLOFPGA_XC7Z020	
审阅			
		版本	尺寸	页 1 共 8
嘉立创EDA		V1.0	A3	嘉立创EDA







AD换PIN














原理图	Schematic1	更新日期	2024-11-07
		创建日期	2024-07-30
图页	DDR	物料编码	
绘制			
审阅		HELLOFPGA_XC7Z020	
		版本	尺寸	页 2 共 8
嘉立创EDA		V1.0	A3	嘉立创EDA





























原理图	Schematic1	更新日期	2024-11-05
		创建日期	2024-08-06
图页	Drivers	物料编码	
绘制		HELLOFPGA_XC7Z020	
审阅			
		版本	尺寸
嘉立创EDA		V1.0	A3

页	3	共	8


嘉立创EDA









原理图	Schematic1	更新日期	2024-11-15
		创建日期	2024-08-06
图页	HDMI	物料编码	
绘制		HELLOFPGA_XC7Z020	
审阅			
		版本	尺寸	页 4 共 8
嘉立创EDA		V1.0	A3	嘉立创EDA



原理图	Schematic1	更新日期	2024-09-26
		创建日期	2024-08-06
图页	ETH	物料编码	
绘制		HELLOFPGA_XC7Z020	
审阅			
		版本	尺寸
		V1.0	A3
嘉立创EDA		页 5 共 8	
		嘉立创EDA	




原理图	Schematic1	更新日期	2024-10-22
		创建日期	2024-08-06
图页	BACK_1	物料编码	
绘制		HELLOFPGA_XC7Z020	
审阅			
		版本	尺寸
		V1.0	A3
嘉立创EDA		页 6 共 8	
		嘉立创EDA	




原理图	Schematic1	更新日期	2024-11-15
		创建日期	2024-08-06
图页	BACK_2	物料编码	
绘制		HELLOFPGA_XC7Z020	
审阅			
		版本	尺寸	页 7 共 8
嘉立创EDA		V1.0	A3	嘉立创EDA

BANK 33



BANK 35



原理图	Schematic1	更新日期	2024-08-30
		创建日期	2024-08-06
图页	User_IO	物料编码	
绘制		HELLOFPGA_XC7Z020	
审阅			
		版本	尺寸
嘉立创EDA		V1.0	A3

页 8 共 8

嘉立创EDA