Exercise 4: Combinational Logic Circuit Design Using Boolean Algebra Simplification

Student's Name: Where

Section: 3

	Prelab	Point Value	Points Earned	Comments	
Part 1	Table completed	3	3	YONB	
	Expressions correct	2	2		
	Correct simplified equations	1		2/2413	
Part 2	Steps shown	2	6		
	Boolean properties shown	2			
	Correct schematic	3	3	2/24B 2/24B 2/24B 2/24B	
Part 3	Pin and chip numbers	1	1	2/243	
	Correct simulation	4	4	2/2/19	
	Parts placement diagram	2	2	2/2413	

Demo		Point Value	Points Earned	Date
Demo	Two fully functional output pins	20	20	2/2 5/6/-
	Additional two fully functional output pins	20	20	

To receive any grading credit students must earn points for both the demonstration and the report.

Exercise 4: Combinational Logic Circuit Design Using Boolean Algebra Simplification

Report		Point Value	Points Earned	Comments
Abstract		5		
	Truth table	4	i S	
Design	Boolean expressions	4		
Methodology	Correct simplified equations	1	-	
	Steps shown	2		
	Boolean properties shown	2		
- 1	Schematic	4		9 3
Results and Analysis	Discussion	5		
Conclusion		3	1	
Questions	EGC	3		
	Chip count	3		
Writing Composition		4		
Total for prelab, demo, and report		100		2