Exercise 5: Combinational Logic Circuit Design Using Karnaugh Map Simplification

Student's Name: Ower Vinneyas	Section: L3
-------------------------------	-------------

	4	Point	Points	
rues. Secretario en la cusa nueva	Prelab	Value	Earned	Comments
Part 1	K-maps	4	4	29 JKL
Fait	Correct Boolean expressions	4	4	
1 2	Schematic diagram	4	4	
Part 2	Simulations	4	4	
	EGC	4	4	V

De	mo	Point Value	Points Earned	Date		
	Test Bench	20	20	JKC	2/0	
Demo	Circuit Construction	20	20	Ske	2/9	THE RESERVE OF THE PERSON NAMED IN CO.

To receive any grading credit students must earn points for both the demonstration and the report.

Exercise 5: Combinational Logic Circuit Design Using Karnaugh Map Simplification

Report		Point Value	Points Earned	Comments
Abstract	y = 2	4		
	Karnaugh maps	5		
Design Methodology	Reduced SOP expression	5		
i	Reduced POS expression	5		
	Schematic diagram	4		
Results and Analysis	SOP waveforms	2		
	POS waveforms	2		
Conclusion		5	1 3 - 1	
Question		5		2 PK (MW 1920)
Writing Composition		3	7	
Total for prelab, demo, and report		100	3 =-	17.