## **ECE 154A Lab 5: Multicycle Processor**

Oviya Seeniraj and Aneesh Garg

### Time spent:

Nov 23: 5 hours (4:30-9:30)

Nov 24: 7 hours (2 - 7:30 pm, 10:30 - 11:59 pm)

Nov 25: 2.5 hours (12:00-2:30 am)

Total: 14.5 hours

Table 1 (Completed Main Decoder output table)


State (Name)	PCUpdate	MemWrite	IRWrite	RegWrite	ALUSrcA[1:0]	Branch	AdrSrc	ALUSrcB[1:0]	ResultSrc[1:0]	ALUOp[1:0]	ImmSrc[2:0]
0 (Fetch)	1	0	1	0	00	X	0	10	10	00	XXX
1 (Decode)	0	0	0	0	01	0	Х	01	XX	00	010
2 (MemAdr)	0	0	0	O	10	0	×	ا ن	XX	00	XXX
3 (MemRead)	Ø	0	0	0	ベベ	0	1	×<	00	47	-/*×
4 (MemWB)	0	$\varnothing$	ь	1	メイ	0	×	<b>*</b> ×	01	+~	×~×
5 (MemWrite)	0	(	0	O	$\times$ ×	0	(	<b>*</b> *	00	4 X	ナチベ
6 (ExecuteR)	0	0	0	D	10	0	<	00	XX	Q	×××
7 (ALUWB)	0	D	0	1	××	0	<	**	00	× ×	<b>&gt;</b> ≯××
8 (ExecuteI)	O	0	0	0	10	0	<	01	××	10	メメメ
9 (JAL)	\	0	0	0	υl	0	<	10	00	00	メネベ
10 (BEQ)	0	6	0	0	10	١	X	00	00	٥١	アゲス
11 (LUI)	0	J	ง	1	$\times \times$	0	$\times$	$\times \times$	11	XX	100

Table 2 (First 28 cycles)

Cycle	Reset	PC	Instr	5	(FSM) state	SrcA	SrcB	ALUResult	Zero
1	1	10000	XXXXX	XXX	Fetch	10000	4	10004	0
2	0	10004	addi	00500113	Decode	10004	х	х	х
3	0	10004	addi	00500113	ExecuteI	0	5	5	0
4	0	10004	addi	00500113	ALUWB	х	х	х	х
5	0	10004	addi	00500113	Fetch	10004	4	10008	0
6	0	10008	addi	00C00193	Decode	10008	х	x	х
7	0	10008	addi	00C00193	ExecuteI	0	С	С	0
8	0	10008	addi	00C00193	ALUWB	х	х	X	х
9	0	10008	addi	00000193	Fetch	10008	4	1000C	0
10	0	10000	addi	FF718393	Decode	1000 C	X	×	X
11	0	10000	addi	FF718393	Execute I	С	FF7 (neg),	1003	0
12	0	10000	addi	FF7 18393	ALUWB	×	×	×	×
13	0	1000C	aaai	FF718393	Fetch	1000 C	4	10010	0
14	0	10010	or	0023E233	Decode	10010	X	×	X
15	0	10010	or	0023E233	Execute R	C	5	F	0
16	0	10010	or	0023E233	ALUWB	×	× ×	×	X
17	0	10010	or	0023E 233	Fetch	10010	4	10014	0
18	0	10014	and	0041F2B3	Decode	10014	×	×	×
19	0	10014	and	0041F2B3	Executer	C	F	C	0
20	0	10014	and	0041F2B3	ALUWB	×	X	$\sim$	X
21	0	10014	and	0041F2B3	Petch	10014	4	10018	0
22	0	10018	add	004282B3	Decode	10018	X	×	X
23	0	10018	ada	004282B3	EXECUTER	С	F	18	0
24	0	10018	add	004282B3	ALUWB	X	×	X	×
25	0	10018	add	004282B3	Fetch	10018	4	1001c	0
26	0	1001C	veg.	02728863	pecode	10010	×	×	×
27	0	1001C	beg.	02128863	BEQ	00 IB	1003	18 (-FE8)	0
28	0	1001C	beg	02728863	FETCH	1001C	4	10020	0

# Waveforms

## PART 1:



PART 2: All signals are displayed in hexadecimal and readable if you zoom.

PART 3: Yes, this matches our expectations.

## Optional Feedback:

We encountered difficulties reading the instruction in for a few hours because we didn't realize we needed intermediate wires and registers for Src A and B - reminding students of this with a quick Verilog refresher before the lab would be nice.