Interrupt Flag bit (Register)			Enabl	e bit (R	egister)	Priority (Register)			
Timer0	TMR0IF	TMR0I	E (INTO	CON)	TMR0IF	(INTCC)N2)		
Timer1	TMR1IF	TMR1	IE (PIE	1)	TMR1II	P (IPR1)			
Timer2				IE (PIE	1)	TMR2IP (IPR1)			
Timer3	TMR3IF	(PIR3)	TMR3	IE (PIE:	2)	TMR3I	P (IPR2)		
INT1	INT1IF (PIR1)		INT1IE (PIE1)			INT1IP (INTCON3)			
INT2	INT2IF (PIR1)		INT2IE (PIE1)			INT2IP (INTCON)			
TXIF	TXIF (PIR1)		TXIE (PIE1)			TXIP (IPR1)		
RCIF	RCIF RCIF (PIR1)			RCIE (PIE1)			RCIP (IPR1)		
R/W-0	U-0	Ú-0	R/W-1	R-1	R-1	R/W-0	R/W-0)	
IPEN	_	_	RI	TO	PD	POR	BOR]	
EEPG	D CFG	S	FRE	EE W	RERR	WERN	WR#	RD#	

RCON register bits

INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	
bit 7							bit 0	
 INTEDO	GO INTE	DG1 IN	ΓEDG2	1				l

INTCON2 Register

TMR00N	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0		
TMR0ON	D7	Timer0 (ON and OF	F control b	it				
	1 = Enable (start) Timer0								
		0 = Stop	Timer0						
T08BIT	D6	Timer0 8-bit/16-bit selector bit							
				gured as an					
				gured as a	16-bit time	r/counter.			
T0CS	D5		lock sourc						
				from RA4/					
	.		,	Fosc/4 fron	n XTAL os	cillator)			
T0SE	D4	Timer0 source edge select bit							
		1 = Increment on H-to-L transition on TOCKI pin							
DC 4	D2	0 = Increment on L-to-H transition on T0CKI pin							
PSA	D3	Timer0 prescaler assignment bit							
		1 = Timer0 clock input bypasses prescaler. 0 = Timer0 clock input comes from prescaler output.							
TOPS2:TO	PS0 (1)2[3]			scaler selec		arer output	•		
10132.10				lue (Fosc /					
			Prescale value (Fosc / 4 / 4)						
				lue (Fosc /					
	011			lue (Fosc /					
	100			lue (Fosc /	,				
	101			lue (Fosc /					
	110	= 1:128	Prescale va	lue (Fosc /	4 / 128)				
	111	= 1:256	Prescale va	lue (Fosc /	4 / 256)				

1

	RD16		T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N		
RD16		D7	16-bit read/write enable bit 1 = Timer1 16-bit is accessible in one 16-bit operation. 0 = Timer1 16-bit is accessible in two 8-bit operations.							
		D6	Not used							
TICE	KPS2:T1	CKPS0	D5 D4 Ti 0 0 = 1: 0 1 = 1: 1 0 = 1: 1 1 = 1:	Pre Pre Pre	scale valu scale valu scale valu	e e e				
T108	SCEN	D3	Timer1 os 1 = Timer 0 = Timer	l oscillate	or is enabl					
T1SY	(NC	D2	Timer1 sy counter m If TMR10	ode to syr	nchronize	external o		CS = 1 for at)		
TMR	acs	D1	Timer1 cle 1 = Extern 0 = Intern	al clock	from pin I	RC0/T1C				
TMR	10N	D0	Timer1 O 1 = Enabl 0 = Stop 7	e (start) T		bit				

Figure 9-10. T1CON (Timer 1 Control) Register

- ADDLW Literal
- ANDLW Literal
- SUBLW Literal

- XORLW Literal
- MULLW Literal
- ADDWF fileReg, d

- ADDWFC fileReg, d
- ANDWF fileReg, d
- IORWF fileReg, d
- SUBWFB fileReg, d
- SUBWF fileReg, d
- SUBWFB fileReg, d
- XORWF fileReg, d
- COMF fileReq, d
- DECF fileReg, d
- DECFSZ fileReg, d
- DECFSNZ fileReg, d
- INCF fileReg, d
- INCFSZ fileReg, d
- INCSNZ fileReg, d
- MOVF fileReg, d
- NEGF fileReg, d
- RLCF fileReg, d
- RNCF fileReg, d
- RRCF fileReg, d
- RRNCF fileReg, d
- SWAPF fileReg, d

- BTSC fileReq, bit
- BSF fileReg, bit
- BCF fileReg, bit
- MOVFF fileReg1, fileReg2
- GOTO addr
- BTFSC fileReg, bit
- BTFSS fileReg, bit
- CALL addr
- RCALL addr
- RETURN
- RETFIE
- NOP
- CLRF fileReg
- CLRW
- SETF fileReg
- STATUS
- C Carry flag
- DC Digital Carry flag
- Z Zero flag
- OV Overflow flag
- N Negative flag

- CPFSGT fileReg, d
- CPFSEQ fileReg, d
- CPFSLT fileReg, d
- VAR NAME EQU Literal/Location
- ORG
- BTG fileReg, bit

Interrupt	Flag bit	Register	Enable bit	Register
Timer0	TMR0IF	INTCON	TMR0IE	INTCON
Timer1	TMR1IF	PIR1	TMR1IE	PIE1
Timer2	TMR2IF	PIR1	TMR2IE	PIE1
Timer3	TMR3IF	PIR3	TMR3IE	PIE2
INT0 (RB0)	INT0IF	INTCON	INT0IE	INTCON
INT1 (RB1)	INT1IF	INTCON3	INT1IE	INTCON3
INT2 (RB2)	INT2IF	INTCON3	INT2IE	INTCON3
TXIF (Transmit)	TXIF	PIR1	TXIE	PIE1
RCIF (Receive)	RCIF	PIR1	RCIE	PIE1
High Priority	0008H			
Low Priority	0018H			