
#### ● 實驗說明:

用 MPLAB 設計一個 Rom,使 0x21 和 0x22 兩個位址的 16 進制分別表示時鐘的分及秒,即 0x22(秒) 的 16 進制會由 1 數到 59 後歸零,每當 0x22(秒)歸零 0x21(分)就會加 1

請交 MPLAB 專案及程式碼截圖,存分跟秒的暫存器請分別設定為 0x21 跟 0x22

## ● 系統硬體架構方塊圖(接線圖):



● 系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S

### 檔案:cpu.V:

```
84
                                                             .clk(clk),
                                                 85
                                                             .q(ram out)
                                                 86
                                                             );
                                                 87
                                                 88
                                                           assign btfsc_skip_bit = ram_out[ir_out[9:7]]==0
                                                 89
                                                           assign btfss_skip_bit = ram_out[ir_out[9:7]]==1
    module CPU(
                                                 90
        input clk,
3
        input reset,
                                                 91
       output reg [7:0] port_b_out
4
                                                 92
                                                           //RAM
5
                                                 93
                                                           assign sel_bit = ir_out[9:7];
6
       reg [13:0] ir_out;
                                                 94
                                                           //sel bit
       reg [10:0] pc_out;
7
8
       reg [10:0] mar_out;
                                                 95
                                                           always@(*)
9
       wire [13:0] ir in;
                                                      冒
                                                 96
                                                             begin
       reg [10:0] pc_in;
                                                 97
                                                                 case(sel RAM mux)
11
       reg [7:0] alu_q;
                                                 98
                                                                      O:RAM_mux = ram_out;
12
                                                 99
                                                                      1:RAM mux = bcf mux;
       reg [3:0]op;
14
       reg load w;
                                                100
                                                                      2:RAM mux = bsf mux;
15
       reg load_pc;
                                                101
                                                                      default : RAM mux = 8'bx;
       reg load mar;
                                                102
                                                                  endcase
17
       reg load ir;
                                                103
                                                             end
18
       reg [2:0] ps,ns;
                                                           //RAM mux
                                                104
19
       reg [7:0]databus;
                                                105
                                                           always@(*)
       reg ram_en;
21
                                                106
                                                             begin
22
       wire [7:0]ram_out;
                                                107
                                                                  case(sel bit)
23
       reg sel_alu;
                                                108
                                                                      3'b000 : bcf_mux = ram_out & 8'hFE;
24
       reg sel bus;
                                                                      3'b001 : bcf mux = ram_out & 8'hFD;
25
       req [2:0] sel pc;
                                                109
       reg [7:0]mux1_out;
                                                110
                                                                      3'b010 : bcf mux = ram out & 8'hFB;
                                                                      3'b011 : bcf mux = ram out & 8'hF7;
                                                111
28
       wire [2:0]sel_bit;
                                                112
                                                                      3'b100 : bcf mux = ram out & 8'hEF;
       reg [1:0]sel_RAM_mux;
29
                                                113
                                                                      3'b101 : bcf mux = ram out & 8'hDF;
       reg [7:0]bsf mux;
       reg [7:0]bcf mux;
                                                114
                                                                      3'b110 : bcf_mux = ram_out & 8'hBF;
       reg [7:0] RAM mux;
                                                115
                                                                      3'b111 : bcf_mux = ram_out & 8'h7F;
       wire alu_zero;
                                                116
                                                                 endcase
34
                                                117
                                                             end
35
       reg [7:0] w q;
                                                           //BCF_MUX
                                                118
       reg load_port_b;
37
                                                119
                                                             always@(*)
38
                                                      日日
       reg pop;
                                                120
                                                             begin
39
       reg push;
                                                121
                                                                 case(sel bit)
40
       wire [10:0]stack_q;
                                                122
                                                                      3'b000 : bsf mux = ram out | 8'h01;
41
42
                                                123
                                                                      3'b001 : bsf mux = ram out | 8'h02;
43
        always @(*)
                                                124
                                                                      3'b010 : bsf mux = ram out | 8'h04;
44
       begin
                                                125
                                                                      3'b011 : bsf_mux = ram_out | 8'h08;
45
         case(sel pc)
                                                126
                                                                      3'b100 : bsf_mux = ram_out | 8'h10;
46
         0:pc_in = pc_out + 1;
                                                127
                                                                      3'b101 : bsf_mux = ram_out | 8'h20;
         1:pc_in = ir_out[10:0];
47
48
         2:pc_in = stack_q;
                                                128
                                                                      3'b110 : bsf mux = ram out | 8'h40;
49
         endcase
                                                129
                                                                      3'b111 : bsf mux = ram out | 8'h80;
50
        end
                                                130
                                                                 endcase
        //mux_pc
51
                                                131
                                                             end
52
        always @(posedge clk)
                                                           //BCF MUX
                                                132
53
       begin
54
         if(reset)
                                                133
                                                           always @(*)
55
           pc_out <= 0;
                                                      日
                                                134
                                                          begin
56
         else if(load pc)
                                                135
                                                             case(sel_alu)
57
           pc_out <= pc_in;
                                                             0: mux1_out = ir_out[7:0];
                                                136
58
       end
                                                             1: mux1_out = RAM mux;
59
        //pc
60
       Stack st(.stack_out(stack_q),.stack_in(pc_c 138
                                                             endcase
61
        //Stack
                                                139
                                                           end
62
        always @(posedge clk)
                                                140
                                                           //mux1
63
       begin
                                                141
                                                           always @(*)
64
         if(reset)
65
           mar out <= 0;
                                                142
                                                          begin
         else if(load_mar)
66
                                                143
                                                             case(op)
67
           mar_out <= pc_out;</pre>
                                                144
                                                             0: alu_q = mux1_out + w_q;
68
       end
                                                145
                                                             1: alu_q = mux1_out - w_q;
        //mar
69
        Program_Rom Rom(.Rom_data_out(ir_in),.Rom_s 146
                                                             2: alu_q = mux1_out & w_q;
70
                                                             3: alu_q = mux1_out | w_q;
                                                147
72
        always @(posedge clk)
                                                148
                                                             4: alu_q = mux1_out ^ w_q;
73
       begin
                                                149
                                                             5: alu_q = mux1_out;
74
         if(reset)
                                                150
                                                             6: alu_q = mux1_out + 1;
           ir_out <= 0;
75
76
                                                151
                                                             7: alu_q = mux1_out - 1;
         else if(load_ir)
77
           ir_out <= ir_in;</pre>
                                                152
                                                             8: alu_q = 0;
78
                                                153
                                                             9: alu q = ~mux1 out;
       //IR
                                                154
                                                             10: alu q = {mux1 out[7],mux1 out[7:1]};
                                                155
                                                             11: alu_q = {mux1_out[6:0],1'b0};
                                                156
                                                             12: alu_q = {1'b0,mux1_out[7:1]};
                                                157
                                                             13: alu_q = {mux1_out[6:0],mux1_out[7]};
```

80

81

82

83

single port ram 128x8 Ram(

.addr(ir\_out[6:0]),

.data(databus),

.en(ram en),

```
157
           13: alu_q = {mux1_out[6:0],mux1_out[7]};
           14: alu_q = {mux1_out[0],mux1_out[7:1]};
159
           15: alu_q = {mux1_out[3:0],mux1_out[7:4]};
160
           default: alu_q = mux1_out[7:0] + w_q;
161
           endcase
162
         end
163
164
         assign alu_zero = (alu_q == 0)? 1'b1: 1'b0;
165
166
         //alu
167
         always @(*)
     168
         begin
169
           case(sel bus)
170
           0: databus = alu q;
171
           1: databus = w_q;
172
           endcase
173
         end
174
         //bus
175
         always @(posedge clk)
176
           if(reset) port_b_out <= 0;</pre>
177
           else if(load_port_b) port_b_out <= databus;</pre>
178
179
         assign addr_port_b = (ir_out[6:0] == 7'h0d);
180
         //port b
181
         always @(posedge clk)
182
     begin
183
           if (load w)
184
               w q \le alu q;
185
         end
186
         //w
187
         assign MOVLW = (ir_out[13:8] == 6'b11_0000);
188
         assign ADDLW = (ir_out[13:8] == 6'b11_1110);
         assign SUBLW = (ir_out[13:8] == 6'b11_1100);
189
         assign ANDLW = (ir out[13:8] == 6'b11 1001);
190
191
         assign IORLW = (ir out[13:8] == 6'b11 1000);
         assign XORLW = (ir out[13:8] == 6'b11 1010);
193
194
         assign ADDWF = (ir out[13:8] == 6'b00 0111);
195
         assign ANDWF = (ir out[13:8] == 6'b00 0101);
196
         assign CLRF = (ir_out[13:8] == 6'b00_0001);
197
         assign CLRW = (ir_out[13:2] == 12'b00_0001000000);
198
         assign COMF = (ir_out[13:8] == 6'b00_1001);
199
         assign DECF = (ir_out[13:8] == 6'b00_0011);
200
         assign GOTO = (ir_out[13:11] == 3'b10_1);
201
         assign INCF = (ir out[13:8] == 6'b00 1010);
202
203
         assign IORWF = (ir_out[13:8] == 6'b00_0100);
204
         assign MOVF = (ir_out[13:8] == 6'b00_1000);
205
         assign MOVWF = (ir_out[13:7] == 7'b00_00001);
206
         assign SUBWF = (ir_out[13:8] == 6'b00_0010);
207
         assign XORWF = (ir_out[13:8] == 6'b00_0110);
208
         assign DECFSZ = (ir_out[13:8] == 6'b00_1011);
209
210
         assign INCFSZ = (ir_out[13:8] == 6'b00_1111);
211
212
         assign BCF = (ir out[13:10] == 4'b01 00);
213
         assign BSF = (ir_out[13:10] == 4'b01_01);
214
         assign BTFSC = (ir_out[13:10] == 4'b01_10);
         assign BTFSS = (ir_out[13:10] == 4'b01_11);
215
216
         assign btfsc_btfss_skip_bit = (BTFSC&btfsc_skip_bit)|(BTFSS&btfss_skip_bit);
217
218
         assign ASRF = (ir_out[13:8] == 6'b11_0111);
219
         assign LSLF = (ir_out[13:8] == 6'b11_0101);
220
         assign LSRF = (ir out[13:8] == 6'b11 0110);
         assign RLF = (ir_out[13:8] == 6'b00 1101);
221
222
         assign RRF = (ir out[13:8] == 6'b00 1100);
223
         assign SWAPF = (ir out[13:8] == 6'b00 1110);
224
225
         assign CALL = (ir out[13:11] == 3'b10 0);
         assign RETURN = (ir out[13:0] == 14'b00 000000001000);
226
227
228
         always @(posedge clk)
229
     口
         begin
230
           if(reset)
231
             ps <= 0;
232
           else
233
           ps <= ns;
234
         end
235
         always@(*)
```

```
235
          always@(*)
236
         begin
237
            load_pc=0;
238
            load_ir=0;
239
            load mar=0;
240
            load_w=0;
241
            ram_en=0;
242
            sel_RAM_mux=0;
243
            load_port_b=0;
244
            sel_pc=0;
245
            pop=0;
246
            push=0;
247
248
            ns=0;
249
            case(ps)
250
              0: ns = 1;
251
              1:
252
              begin
253
                load_mar=1;
254
                ns = 2;
255
              end
256
257
              begin
258
                sel_pc=0;
259
                load_pc=1;
260
261
              end
262
              3:
263
              begin
264
                load ir=1;
265
                ns = 4;
266
              end
267
              4:
268
              begin
269
                if (MOVLW|ADDLW|SUBLW|ANDLW|IORLW|XORLW)
270
                     begin
271
                         sel_alu=0;
272
                         load w = 1;
273
                         if (MOVLW)
274
                             op=5;
275
                         else if (ADDLW)
276
                             op=0;
277
                         else if (IORLW)
278
                             op=3;
279
                         else if (SUBLW)
280
                             op=1;
281
                         else if (ANDLW)
282
                             op=2;
283
                         else if (XORLW)
284
                             op=4;
285
                     end
286
                ns = 1;
287
                if (GOTO)
288
                     begin
289
                         sel pc=1;
290
                         load_pc=1;
291
                     end
292
                if (ADDWF)
293
                    begin
294
                     op=0;
295
                     sel_alu=1;
296
                     if (ir_out[7]==0)
297
                         load_w=1;
298
                     else
299
                         begin
300
                         ram_en=1;
301
                         sel_bus=0;
302
303
                     end
304
                if (ANDWF)
305
                    begin
306
                     op=2;
307
                     sel_alu=1;
308
                     if (ir_out[7]==0)
309
                         load_w=1;
310
                     else
311
                         begin
312
                         ram_en=1;
313
                         sel_bus=0;
```

```
314
                         end
315
                     end
316
                if (CLRF)
317
                    begin
318
                     op=8;
319
                    ram_en=1;
320
                     sel bus=0;
321
                if (CLRW)
322
323
      中
                    begin
324
                     op=8;
325
                     load_w=1;
326
                     end
327
                if (COMF)
328
                    begin
329
                    op=9;
330
                     sel alu=1;
331
                     if (ir out[7]==0)
332
                         load_w=1;
333
                     else
334
                         begin
      阜
                         ram_en=1;
335
336
                         sel bus=0;
337
                         end
338
                     end
339
                if (DECF)
340
      白
                    begin
341
                    op=7;
342
                     sel alu=1;
343
                     if (ir out[7]==0)
344
                         load_w=1;
345
                     else
346
                         begin
347
                         ram en=1;
348
                         sel bus=0;
349
                         end
350
                     end
351
                if (INCF)
352
                    begin
      353
                     op=6;
354
                     sel alu=1;
355
                     if (ir_out[7]==0)
356
                         load w=1;
357
                     else
358
      白
                         begin
359
                         ram en=1;
360
                         sel bus=0;
361
362
                     end
363
                if (IORWF)
364
                    begin
365
                    op=3;
366
                     sel_alu=1;
367
                     if (ir_out[7]==0)
368
                         load_w=1;
369
                     else
370
                         begin
371
                         ram_en=1;
372
                         sel_bus=0;
373
                         end
374
                     end
375
                if (MOVF)
376
                    begin
377
                    op=5;
378
                     sel_alu=1;
379
                     if (ir_out[7]==0)
380
                         load_w=1;
381
                     else
382
      begin
383
                         ram_en=1;
384
                         sel bus=<mark>0</mark>;
385
386
                     end
387
                if (MOVWF)
388
      阜
                    begin
389
                     ram en = 1;
390
                     sel bus = 1;
391
                     if (addr_port_b == 1)
```

```
390
                     sel bus = 1;
391
                     if (addr_port_b == 1)
392
                         load_port_b = 1;
393
                     else
394
                         ram_en = 1;
395
                     end
396
                if (SUBWF)
397
                    begin
398
                     op=1;
399
                     sel_alu=1;
400
                     if (ir_out[7]==0)
401
                         load_w=1;
402
                     else
403
      申
                         begin
404
                         ram_en=1;
405
                         sel bus=0;
406
                         end
407
                     end
408
                if (XORWF)
409
                    begin
410
                     op=4;
411
                     sel alu=1;
412
                     if (ir_out[7]==0)
413
                         load_w=1;
414
                     else
415
      阜
                         begin
416
                         ram_en=1;
417
                         sel_bus=0;
418
                         end
419
                     end
420
                if (DECFSZ)
421
                     begin
422
                     if (ir_out[7]==0)
      白
423
                         begin
424
                         sel_alu=1;
425
                         op=7;
426
                         load w=1;
427
                         if (alu_zero==1)
428
      自
                             begin
429
                             load pc=1;
430
                             sel_pc=0;
431
                             end
432
                         end
433
                     else
434
      阜
                         begin
435
                         sel_alu=1;
436
                         op=7;
437
                         ram_en=1;
438
                         sel bus=0;
439
                         if (alu_zero==1)
440
      阜
                             begin
441
                             load_pc=1;
442
                             sel_pc=0;
443
                             end
444
                         end
445
                     end
446
                if (INCFSZ)
447
                     begin
448
                     if (ir_out[7]==0)
449
                         begin
450
                         sel_alu=1;
451
                         op=6;
452
                         load w=1;
453
                         if (alu_zero==1)
454
      自
                             begin
455
                             load_pc=1;
456
                             sel pc=0;
457
                             end
458
                         end
459
                     else
460
                         begin
461
                         sel_alu=1;
462
                         op=6;
463
                         ram en=1;
464
                         sel bus=0;
                         if (alu_zero==1)
465
466
                             begin
```

```
460
                         begin
461
                         sel_alu=1;
462
                         op=6;
463
                         ram_en=1;
464
                         sel_bus=0;
465
                         if (alu_zero==1)
466
      白
                             begin
467
                             load_pc=1;
468
                             sel_pc=0;
469
                             end
470
                         end
471
                     end
472
                if (BCF)
473
      begin
474
                    sel_alu=1;
475
                     sel RAM mux=1;
476
                     op=5;
477
                     sel bus=0;
478
                    ram en=1;
479
                     end
480
                if (BSF)
481
                    begin
482
                     sel_alu=1;
483
                     sel RAM mux=2;
484
                     op=5;
485
                     sel bus=0;
486
                    ram_en=1;
487
                     end
488
                if (BTFSC|BTFSS)
489
                    begin
490
                     if (btfsc_btfss_skip_bit ==1)
491
                    begin
492
                     load_pc=1;
493
                     sel_pc=0;
494
                     end
495
                     end
496
                if (ASRF)
497
                    begin
      白
498
                     sel alu=1;
499
                     sel_RAM_mux=0;
500
                     op=10;
501
                     if (ir_out[7]==0)
502
                         load_w=1;
503
                     else
504
      白
                         begin
505
                         ram en=1;
506
                         sel bus=0;
507
                         end
508
                     end
509
                if (LSLF)
510
                    begin
511
                     sel alu=1;
                     sel_RAM_mux=0;
512
513
                     op=11;
514
                     if (ir out[7]==0)
515
                         load w=1;
516
                     else
517
      阜
                         begin
518
                         ram_en=1;
519
                         sel_bus=0;
520
                         end
521
                     end
522
                if (LSRF)
523
                    begin
524
                     sel alu=1;
525
                     sel_RAM_mux=0;
526
                     op=12;
527
                     if (ir_out[7]==0)
528
                         load w=1;
529
                     else
530
                         begin
531
                         ram en=1;
532
                         sel bus=0;
533
                         end
534
                     end
535
                if (RLF)
536
      阜
                    begin
537
                     sel alu=1;
538
                     sel RAM mux=0;
```

```
538
                     sel RAM mux=0;
                     op=13;
539
540
                     if (ir out[7]==0)
541
                          load w=1;
542
                     else
543
      自
                         begin
544
                          ram en=1;
545
                          sel bus=0;
546
                          end
547
                     end
548
                 if (RRF)
549
                     begin
                     sel alu=1;
550
551
                     sel RAM mux=0;
552
                     op=14;
553
                     if (ir_out[7]==0)
554
                          load_w=1;
555
                     else
556
      白
                         begin
557
                          ram en=1;
                          sel bus=0;
558
559
                          end
560
                     end
561
                 if (SWAPF)
562
                     begin
      563
                     sel alu=1;
564
                     sel RAM mux=0;
565
                     op=15;
566
                     if (ir out[7]==0)
567
                          load w=1;
568
                     else
569
                         begin
      570
                          ram en=1;
571
                          sel bus=0;
572
                          end
573
                     end
574
                 if (CALL)
575
                     begin
576
                     sel_pc=<mark>2'b01</mark>;
577
                     load pc=1;
578
                     push=1;
579
                     end
580
                 if (RETURN)
581
                     begin
582
                     sel_pc=2'b10;
583
                     load_pc=1;
584
                     pop=1;
585
                     end
586
              end
587
            endcase
588
          end
589
          //controller
        endmodule
590
```

#### stack.v:

```
1
    module Stack(
 2
          stack out,
 3
          stack in,
4
          push,
 5
          pop,
 6
          reset,
 7
          clk
 8
     L);
9
10
      output [10:0] stack out;
11
      input [10:0] stack in;
      input push,pop,reset,clk;
12
13
14
      reg [3:0] stk ptr;
15
      reg [10:0] stack [15:0];
16
      wire [10:0] stack out;
17
      wire [3:0] stk_index;
18
19
      assign stk index = stk ptr + 1;
20
      assign stack_out = stack[stk_ptr[3:0]];
21
22
      always @(posedge clk)
23
          begin
24
               if(reset)
25
                   stk_ptr <= 4'b1111;
26
27
              else if(push)
28
                  begin
29
                   stack[stk index[3:0]] <= stack in;
30
                   stk ptr <= stk ptr + 1;
31
                   end
32
              else if(pop)
33
                   stk_ptr <= stk_ptr - 1;
34
          end
35
      endmodule
```

# ● 結論與心得:

這次用 MPLAB 設計一個 Rom 跟上次比較起來更難一點,花的時間也比上次久後來去補強解決問題了