| Registers | Arithmetic | Bitwise |
|-------------|--|---|
| RO S | ADD[S] Rd,Rn,Op2 Rd \leftarrow Rn + Op2 [N Z C | $\mathbb{C}[V]$ MVN[S] Ra,Rb Ra \leftarrow ~Rb [N Z C] |
| R1 S | ADC[S] Rd,Rn,Op2 Rd \leftarrow Rn + Op2 + C [N Z C | AND[S] Rd,Rn,Op2 Rd \leftarrow Rn & Op2 [N Z C] |
| R2 S | SUB[S] Rd,Rn,Op2 Rd \leftarrow Rn - Op2 [N Z C | ORR[S] Rd,Rn,Op2 Rd \leftarrow Rn Op2 [N Z C] |
| R3 S | SBC[S] Rd,Rn,Op2 Rd \leftarrow Rn - Op2 - C [N Z C | EV EOR[S] Rd,Rn,Op2 Rd \leftarrow Rn $^{\circ}$ Op2 [N Z C] |
| R4 P | RSB[S] Rd,Rn,Op2 Rd \leftarrow Op2 - Rn [N Z C | $ \begin{array}{c} \text{EVO} \\ \hline \end{array} \hspace{0.2cm} \begin{array}{c} \text{BIC[S]} \hspace{0.2cm} \text{Rd,Rn,Op2} \hspace{0.1cm} \text{Rd} \leftarrow \text{Rn \& ~Op2} \hspace{0.1cm} [\text{N Z C]} \\ \hline \end{array} $ |
| R5 P | | Compare & Test |
| R6 P | | CMP Rn,Op2 Rn – Op2 N Z C V |
| R7 P | | CMN Rn,Op2 Rn + Op2 N Z C V |
| R8 P | | TST Rn,Op2 Rn & Op2 N Z C |
| R9 SB/TR | | TEQ Rn,Op2 Rn ^ Op2 N Z C |
| R10 P | | Branch |
| R11 FP P | $\{S,U\}DIV$ Rd,Rn,Rm Rd \leftarrow Rn \div Rm | B label PC ← label |
| R12 IP S | $\{S,U\}XT\{B,H\}$ Ra,Rb Ra \leftarrow Extend(Rb) | BX Rm PC ← Rm |
| R13 SP P | | Q BL label LR \leftarrow PC + 4; PC label |
| R14 LR S | | BLX Rm LR \leftarrow PC + 4; PC \leftarrow Rm |
| R15 PC S | Shift, Rotate, Swap | TBB Rn,Rm PC ← PC+4 + [Rn+Rm] |
| xPSR S | LSL[S] Rd,Rm,Rs Rd \leftarrow Rm $<<$ Rs [N Z | <u>C]</u> TBH_ Rn,Rm,LSL #1 PC ← PC+4 + [Rn+2*Rm] |
| CONTROL | LSR[S] Rd,Rm,Rs Rd \leftarrow Rm $>>$ Rs [N Z | C] CBZ Rn,label Rn == 0: PC ← label |
| Op2 Sft* | | C] CBNZ Rn,label Rn != 0: PC ← label |
| #const | ROR[S] Rd,Rm,Rs Rotate right [N Z | C] Data Transfer |
| Rm | RRX[S] Rd,Rm,Rs Rd \leftarrow Rm $>> 1$ [N Z | C] ADR Rd,label Rd ← label |
| ASR #n * | REV Ra,Rb Ra $B_0B_1B_2B_3 \leftarrow Rb B_3B_2B_1B_0$ | MOV[S] Rd,Op2 Rd ← Op2 [N Z C] |
| LSL #n * | REV16 Ra,Rb Ra $B_2B_3B_0B_1 \leftarrow Rb B_3B_2B_1B_0$ | MOV[S] Rd,#imm16 Rd ← imm16 [N Z C] |
| LSR #n * | REVSH Ra,Rb Ra $B_1B_0B_3B_2 \leftarrow Rb B_3B_2B_1B_0$ | MOVT Rd,#imm16 Rd ← Rd imm16 << 16 |
| ROR #n | Bitfields | {LD,ST}R[H,B,SH,SB] Rt,Adr |
| RRX | BFC Rd,#b,#w Rd \leftarrow Rd & \sim ((2 $^{\text{w}}$ -1) $<<$ b) | {LD,ST}RD Rt,Rt2,Adr |
| Adr | BFI Rd,Rn,#b,#w Rd \leftarrow (Rd & \sim ((2 $^{\text{w}}$ -1) << b)) (Rn << | LDM[IA FD,IB ED,DA FA,DB EA] Rn[!],{Regs} |
| [Rn] | | STM[DB FD,DA EA,IB FA,IA EA] Rn[!],{Regs} |
| [Rn, Rm] | Condition Codes $S \ \underline{\cup}$ Miscellaneous | {PUSH,POP} {Regs} ⇔ {ST,LD}MFD SP!,{Regs} |
| [Rn,#offs] | EQ NE MI PL AL IT[T,E][T,E] cond | MRS Rd,SpecR Rd ← SpecR |
| [Rn,#offs]! | GE LT LE GT VS VC WFI Wait for interrupt | MSR SpecR,Rm SpecR ← Rm N Z C V |
| [Rn],#offs | HS LO LS HI CS CC NOP No operation | ARM T32 ISA Reference 2025.10.16 |