

# Software Defined Radio:

A brief presentation to outline the definition, requirements, plan of action, and reporting of our proposed senior project.

By:

- Tadd Bliss, Project Engineer
- Mishaal Fallatah, Development Engineer
- Shaun McKnight, System Engineer
- Justin Owen, Design Engineer

## Table of Contents

<b><u>Project Definition</u></b>	<b>1.0</b>
Functions	1.1
Customer	1.2
Team Identity	1.3
<b><u>Project Requirements</u></b>	<b>2.0</b>
Requirements	2.1
SWAP	2.2
COTS	2.3
System Limitations	2.4
Assumptions	2.5
<b><u>Plan of Action</u></b>	<b>3.0</b>
Tasks	3.1
Gantt Chart	3.2
<b><u>Reporting</u></b>	<b>4.0</b>
Communications	4.1
Testing Events	4.2
BOM	4.3

## **1.0 Project Definition:**

### **1.1 Functions:**

This project aims to build a direct conversion receiver using the Hartley demodulator and an FPGA. When all is finished we should have a receiver capable of:

- 0-50MHz Bandwidth
- AM Reception Upper and Lower Sidebands
- Continuous Wave Reception
- Fourier Transform on a Display
- Audio on Speakers

### **Hardware Block Diagram**




Figure 1: Preliminary Block Diagram

## **1.2 Customer:**

Dr. Antone Kusmanoff  
Oklahoma State University  
Senior Design Instructor  
Contact Information:

- Email: [antone.kusmanoff@okstate.edu](mailto:antone.kusmanoff@okstate.edu)
- Phone: (405) 744-5716

## **1.3 Team Identity:**

Team Name:

- Precision Engineering

Project Name:


- Software Defined Radio

Team Engineers:

- Tadd Bliss, Project Engineer
- Mishaal Fallatah, Development Engineer
- Shaun McKnight, System Engineer
- Justin Owen, Design Engineer

## **2.0 Project Requirements:**

### **2.1 Requirements:**



**2.2 SWAP:**

- Even medium performance SDR tends to require more power for a given function than equipment designed specifically for purpose with optimum analogue/digital architectural partitioning.
- Ultra Low Power equipment's not requiring large frequency ranges or modulation types are currently still better implemented in conventional architectures
- Total power should be  $< 5$  W.
- We going to use the DC power supply (HY3003-3) in the lab.
- The weight of the system will be approximately 50g for the LNA and 300g for the FPGA and Demodulation system.

**2.3 COTS Products:**

- Raspberry pi
- PMOD ADC
- BASYS 2 (FPGA)
- PMOD DAC
- Monitor
- Speaker
- COAX cables (RF)
- AV cables

**2.4 System Limitations:**

- There are technology limits on achievable RF performances.
- The choice of architecture depends on the available technology e.g. ADC performance, semiconductor technology.
- Software reliability may define overall radio reliability, rather than hardware limitations.

## **2.5 Assumptions:**

- Learn the fundamental definitions, architectures, and the tradeoffs involved in dynamic characteristics such as data rate, channel bandwidth, and demodulation schemes
- The system must operate across several orders of frequencies; the antenna must be tuned by some means to track the operation frequency to maintain operating efficiency.
- Since our device is going to be very prone to oscillations we are going to target quality Low dropout Linear Regulators for the project.
- AM is the main focus. We hope to have single side band working as well.
- Radio Frequency 0 – 50 MHz


## **3.0 Plan of Action:**

### **3.1 Tasks:**

Tadd Bliss, Project Engineer	Mishaal Fallatah, Development Engineer
<ul style="list-style-type: none"> <li>• Project Identities</li> <li>• Quad Chart</li> <li>• Planning               <ul style="list-style-type: none"> <li>➤ Integrated Master Plan (IMP)</li> <li>➤ Statement Of Work (SOW)</li> <li>➤ Work Breakdown Structure (WBS)</li> <li>➤ Task Assignments</li> <li>➤ Cost Estimating and Budget</li> <li>➤ Project Risk Assessment</li> <li>➤ Acquisition Process</li> </ul> </li> <li>• Project Schedule               <ul style="list-style-type: none"> <li>➤ Integrated Master Plan (IMP)</li> <li>➤ Milestones</li> </ul> </li> </ul>	<p style="text-align: center;">-Primary-</p> <ul style="list-style-type: none"> <li>• Hardware Requirements (Voltages, Calculations, etc.)</li> <li>• Hardware Low Level Architecture</li> <li>• Preliminary and Detailed Design</li> <li>• Component Selection and Procurement</li> <li>• Hardware Fabrication</li> <li>• Hardware Unit and Component Testing with Results Documented</li> </ul> <p style="text-align: center;">-Supplemental-</p> <ul style="list-style-type: none"> <li>• Proposal Report Document               <ul style="list-style-type: none"> <li>• Project Requirements</li> </ul> </li> </ul>

<ul style="list-style-type: none"> <li>➤ Project Logging and Reporting</li> <li>➤ Project Risk Management</li> <li>• Communications <ul style="list-style-type: none"> <li>➤ Customer <ul style="list-style-type: none"> <li>❖ Milestone Matrix</li> <li>❖ Program Deviation Report</li> <li>❖ Weekly Email</li> </ul> </li> <li>➤ Team <ul style="list-style-type: none"> <li>❖ Video Chat (Google Hangouts)</li> <li>❖ Weekly Meetings</li> <li>❖ Email</li> <li>❖ SharePoint</li> </ul> </li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>• System Modifications</li> <li>• Testing and Recording</li> <li>• System Efficiency</li> </ul>
<p>Shaun McKnight, Systems Engineer</p> <p style="text-align: center;">-Primary-</p> <ul style="list-style-type: none"> <li>• Technical <ul style="list-style-type: none"> <li>• Supervision</li> <li>• Plans</li> <li>• Baseline</li> <li>• Risk Assessment</li> </ul> </li> <li>• System Research</li> <li>• System Functional Requirements</li> <li>• System Architecture</li> <li>• High Level</li> <li>• System Signal Flowchart</li> <li>• Possible Features/Functions</li> <li>• Systems Engineering Plan (SEP)</li> <li>• System Performance Specifications</li> <li>• System Functional Baseline Documentation (Allocated)</li> </ul> <p style="text-align: center;">-Supplemental-</p> <ul style="list-style-type: none"> <li>• Proposal Report Document</li> <li>• Testing Events</li> <li>• Bill Of Material (BOM)</li> <li>• PDR/CDR</li> <li>• Case Design and Development</li> </ul>	<p>Justin Owen, Design Engineer</p> <p style="text-align: center;">-Primary-</p> <ul style="list-style-type: none"> <li>• Software Requirements</li> <li>• Software Low Level Architecture</li> <li>• Software Preliminary and Detailed Design</li> <li>• Software Package Information</li> <li>• Coding/ Debugging</li> <li>• Software Testing and Results Documentation</li> </ul> <p style="text-align: center;">-Supplemental-</p> <ul style="list-style-type: none"> <li>• Proposal Report Document</li> <li>• Functions</li> <li>• Final Report</li> <li>• System Modifications</li> <li>• Testing and Recording</li> <li>• System Efficiency</li> <li>• Case Design and Development</li> </ul>

### 3.3 Gantt Chart:



## **4.0 Reporting:**

### **4.1 Communications:**

Precision engineering will convey information of progress to the faculty advisor in the following ways:

- A Milestone matrix to describe the progress of each milestone
- A Program Deviation Report to inform the faculty advisor of unplanned deviation
- Weekly emails of project performance and progress
- Daily emails (as needed) copying the faculty advisor of team communication

### **4.2 Testing Events:**

Figure 55 shows the proper way of testing the LNA circuit for gain and bandwidth measurements. Connect the output of the network analyzer to the inductor FB and the input to the iron core transformer and then vary the gain for the opamp.

Figure 56 shows the proper way of testing the LNA circuit for the frequency response for source impedance matching. Connect the output of the network analyzer to the inductor FB via a 10k $\Omega$  potentiometer. Replace the 270 $\Omega$  resistor with a 10k $\Omega$  potentiometer and add a variable capacitor. Tune the variable components and then vary the gain of the output.






Figure 55. Test Circuit—Gain and Bandwidth Measurements






Figure 56. Test Circuit—Frequency Response for Various Matched Source Impedances

## A/D Converter



Adjust the ADC until a 90° out of phase square wave output has been achieved.

### D/A Converter




Adjust the DAC until a 90° out of phase sine wave output has been achieved.

### BASYS2 Field Programmable Gate Array



Perform unit tests for each component.

### Demodulator



Connect the function generator and a signal generator to the demodulator. Vary the function generator and look if the I and Q outputs changed accordingly.

**4.3 BOM:**

Part Description	Part Number	Manufacturer	Vender	Unit price	Quantity	Price
Coaxial Connector	CONSMA002-ND	<u>Linx Technologies Inc</u>	<u>Digi-Key Corporation</u>	\$3.31	5	\$16.55
Dual VGA, <u>Ultralow Noise Pre Amp</u>	AD8332ACPZ-R7	Analog Devices Inc	<u>Digi-Key Corporation</u>	\$12.68	1	\$12.68
Dual I/Q Demodulator & Phase Shifter	AD8333ACPZ-RE EL7	Analog Devices Inc	<u>Digi-Key Corporation</u>	\$9.06	1	\$9.06
Low Noise, High Speed Amp	AD8021ARMZ	Analog Devices Inc	<u>Digi-Key Corporation</u>	\$1.54	2	\$3.08
4 channel 12-bit A/D converter	410-217P	<u>Digilent Inc</u>	<u>Digilent Inc</u>	\$24.99	1	\$24.99
Basys2 Spartan-3E FPGA Board	410-155P-KIT	<u>Digilent Inc</u>	<u>Digilent Inc</u>	\$69.00	1	\$69.00
Two 12-bit D/A outputs	410-113P	<u>Digilent Inc</u>	<u>Digilent Inc</u>	\$28.99	1	\$28.99
				Total		\$164.35

end of presentation

---

- ---

Tadd Bliss, Project Engineer
- ---

Mishaal Fallatah, Development Engineer
- ---

Shaun McKnight, System Engineer
- ---

Justin Owen, Design Engineer