







THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HERewith IS THE PROPERTY OF ALTium LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED
1			



Interface pin






NPN Open collector input



First bit




enc_pwr



First bit

Fake Invert



SER_OUT_INV

APPROVALS	DATE	PROJECT	Altium
ENG: -		PROJECT REVISION: Not in version control	DOCUMENT REVISION: Not in version control
DSN: owl_hor		TITLE	DESIGN ITEM: Not in version control
CHK: -		Abs Encoder PISO Shift	
REFERENCE DOCUMENTS		BOM:	
ASSY DWG:	SIZE	CAGE CODE	DWG NO.
FAB DWG:	B		
PCB DWG:	SCALE:	FILE NAME	SHEET 1 OF 1