Benchmark Analysis Report for RTL Simulation Tools

June 23, 2024

- Benchmark used is shown in Table 1.
- Environment setup is shown in Table 2 and Table 3.
- Memory access instructions is shown in Figure 1.
- Instruction per cycle is shown in Table 4.

Table 1: Benchmarks

	Category	Benchmark Name	Description	Source
0	SoC	RocketChip	SoC consisting of RocketCore and peripherals.	https://github.com/chipsalliance/rocket-chip
1	SoC	NutShell	RISC-V SoC designed by students in UCAS.	https://github.com/OSCPU/NutShell
2	Processor	RISCVMini	Educational mini RISC-V core.	https://github.com/ucb-bar/riscv-mini

Table 2: Platform Settings 1

	CPU	Max Frequency	L1i	L1d	L2	L3
0	$12\mathrm{th}$ Gen i7-12700H	$4700~\mathrm{MHz}$	544 KiB (14 instances)	704 KiB (14 instances)	$11.5~\mathrm{MiB}$	24 MiB

Table 3: Platform Settings 2

field	value
OS	Arch Linux (Kernel 6.9.5-zen1-1-zen)
Compiler	gcc 14.1.1 Clang 17.0.6
Verilator	Verilator 5.026
Firtool	Firtool CIRCT unknown git version




Figure 1: The proportion of data memory access instructions to the total dynamic instructions of Verilator for different benchmarks.

Table 4: Instructions Per Cycle

simulator	arcilator	verilator-1	verilator-2
NutShell	3.200722	2.390407	1.215524
RISCVMini	4.024980	4.406281	1.252272
RocketChip	3.371379	2.751681	1.369068




Figure 2: Performance comparison of various simulators relative to the baseline 'verilator-1'.