



SLLS635D-AUGUST 2005-REVISED JANUARY 2009

DUAL-PORT, LOW-POWER DIFFERENTIAL XDSL LINE DRIVER AMPLIFIERS

FEATURES

- Trimmed Low-Power Consumption
 - 4.2-mA/amp Full Bias Mode; 4.8 mA Max
 - 3.2-mA/amp Mid Bias Mode; 3.7 mA Max
 - 2.15-mA/amp Low Bias Mode; 2.5 mA Max
 - Shutdown Mode and I_{ADJ} Pin for Variable Bias
- Low Noise
 - 3-nV/√Hz Voltage Noise
 - 5.9-pA/√Hz Inverting Current Noise
 - 1.2-pA/√Hz Noninverting Current Noise
- Low MTPR Distortion
 - -74 dB with ADSL and ADSL2
 - 71 dB with ADSL2+ and -70 dB with ADSL2++
- –83 dBc THD (1 MHz, 100-Ω Differential)
- High Output Current: >415 mA (25-Ω Load)
- Wide Output Swing: 44 V_{PP} (±12-V, 200-Ω Differential)
- Wide Bandwidth: 30 MHz (Gain = 5)
- Wide Power Supply Range: ±4 V to ±16 V

APPLICATIONS

 Ideal For Power Sensitive, High Density ADSL, ADSL2, ADSL2+, and ADSL2++ Systems

DESCRIPTION

The THS6184 is a dual-port, low-power current feedback differential line driver amplifier system ideal for xDSL systems. Its extremely low-power dissipation is ideal for ADSL, ADSL2, ADSL2+, and ADSL2++ systems that must achieve high densities in ADSL central office applications by combining two ports, or four amplifiers, into one package.

The unique architecture of the THS6184 allows the trimmed quiescent current to be much lower than existing line drivers while still achieving high linearity. Distortion at these low-power levels is good with –83-dBc THD at 1 MHz with the low bias mode of 4.2 mA/port. Fixed and variable multiple-bias settings of the amplifiers allows for enhanced power savings for line lengths where the full performance of the amplifier is not required.

The wide output swing of 44-V_{PP} differentially with ±12-V power supplies coupled with over 415-mA current drive allow for wide dynamic range, keeping distortion minimized. With a low 3-nV/√Hz voltage noise coupled with a low 5.9-pA/√Hz inverting current noise, the THS6184 increases the sensitivity of the receive signals allowing for better margins and reach.




Figure 1. Typical Line Driver Circuit Using One Port of THS6184

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

			UNIT
V _{S-} to V _{S+}	Supply voltage		33 V
VI	Input voltage		±V _S
V _{ID}	Differential input vol	tage	±2 V
Io	Output current - Sta	atic DC ⁽²⁾	±100 mA
	Continuous power of	lissipation	See Dissipation Rating Table
_	Maximum junction to	emperature, any condition ⁽³⁾	150°C
IJ	Maximum junction to	emperature, continuous operation, long term reliability (4)	130°C
Tstg	Storage temperature	e range	-65°C to 150°C
	Lead temperature 1	,6 mm (1/16 inch) from case for 10 seconds	300°C
		НВМ	900 V
	ESD ratings	CDM	1500 V
		MM	100 V

- (1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied Exposure to absolute maximum rated conditions for extended periods may degrade device reliability.
- (2) The THS6184 incorporates a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD™ thermally enhanced package. Under high frequency ac operation (>10 kHz), the short-term output current capability is much greater than the continuous DC output current rating. This short-term output current rating is about 8.5× the dc capability, or about ±850 mA.
- (3) The absolute maximum junction temperature under any condition is limited by the constraints of the silicon process.
- (4) The absolute maximum junction temperature for continuous operation is limited by the package constraints. Continuous operation above this temperature may result in reduced reliability and/or lifetime of the device.

DISSIPATION RATINGS

PACKAGE	θ _{JC} (°C/W)	θ _{JA} (°C/W) ⁽¹⁾	POWER RATING ⁽²⁾ T _J = 130°C	
			$T_A = 25^{\circ}C$	T _A = 85°C
QFN-24 (RHF)	1.7	32 ⁽³⁾	3.3 W	1.4 W
HTSSOP-20 (PWP)	27.5	45	2.3 W	1 W

- (1) This data was taken using a 4-layer, 3-inch x 3-inch test PCB with the PowerPAD soldered to the PCB. For high power dissipation applications, soldering the PowerPAD to the PCB is required. Failure to do so may result in reduced reliability and/or lifetime of the device. See TI technical brief SLMA002 for more information about utilizing the PowerPAD thermally enhanced package.
- (2) Power rating is determined with a junction temperature of 130°C. This is the point where distortion starts to substantially increase and long-term reliability starts to be reduced. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and reliability.
- (3) If the PowerPAD is not soldered to the PCB, the θ_{JA} increases to 74°C/W for the RHF package.




PACKAGING/ORDERING INFORMATION(1)

PACKAGED DEVICES(2)	DEVICE MARKING	PACKAGE TYPE	TRANSPORT MEDIA, QUANTITY
THS6184RHFT	6184	QFN-24	Tape and reel, 250
THS6184RHFR	0104	QFN-24	Tape and reel, 3000
THS6184PWP	THS6184	PowerPAD™ HTSSOP-20	Rails, 70
THS6184PWPR	100104	POWEIPAD HTSSOP-20	Tape and reel, 2000

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) The thermal pad is electrically isolated from all other pins.

PIN CONFIGURATION



NC – No internal connection See Notes

- A. The THS6184 defaults to the FULL BIAS state if no signal is present on the BIAS pins.
- B. The PowerPAD is electrically isolated from all other pins and can be connected to any potential voltage range from V_{S-} to V_{S+} . Typically, the PowerPAD is connected to the GND plane as this plane tends to be physically the largest and able to dissipate the most amount of heat.
- C. The GND pin range is from V_{S-} to $(V_{S+} 2.5 \text{ V})$.
- D. The I_{ADJ} (RHF pin 4, PWP pin 6) must be connected to GND (RHF pin 3, PWP pin 5) for full bias as used in the specification tables.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted).

			MIN	MAX	UNIT
Vo. to Vo	Cupply voltage	Dual supply	±4	±16	V
V_{S-} to V_{S+}	Supply voltage	Single supply	8	32	V
T _A	Operating free-air	temperature	-40	85	°C
T_J	Operating junction	n temperature, continuous operating temperature	-40	130	C

Copyright © 2005–2009, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS

At $V_S = \pm 12$ V: $R_F = 3$ k Ω , $R_L = 50$ Ω , G = 5, $R_{adj} = 0$ Ω , full bias (unless otherwise noted) each amplifier independently tested.

				TYP		OVE	R TEMPER	ATURE		
PARAM	METER	CONDITIONS		25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/ MAX	
AC PERFORMANCE		1		-			'			
	PERFORMANCE		Ω	50						
Small-signal bandwidth, -3 dB (V _O = 100 mV _{RMS})		$G = 2, R_F = 3.5$	i kΩ	40					_	
		G = 5, R _F = 3 k	Ω	30				MHz	Тур	
		G = 10, R _F = 3	kΩ	22						
0.1-dB bandwidth flatr	ness	G = 5		8				MHz	Тур	
Large-signal bandwid	:h	G = 5, V _O = 10	V _{PP}	17.5				MHz	Тур	
		G = 5, V _O = 16	-V step, single-ended	340				V/μs	Тур	
Slew rate (25% to 75%	% level)	G = 5, V _O = 16	-V step, differential	560				V/μs	Тур	
Rise and fall time			/ _{PP}	12				ns	Тур	
			R _L = 100 Ω	-89						
	2nd harmonic	G = 5, $V_O = 2 V_{PP},$	R _L = 50 Ω	-85					_	
		f = 1 MHz,	R _L = 100 Ω	-85				dBc	Тур	
Harmonic distortion	3rd harmonic	Differential	R _L = 50 Ω	-79						
			R _L = 100 Ω	-83						
	2nd harmonic	G = 5, $V_O = 2 V_{PP},$	R _L = 50 Ω	-80					_	
	3rd harmonic		f = 4 MHz,	R ₁ = 100 Ω	-63				dBc	Тур
		Differential	R _L = 50 Ω	-55						
		G = 10, PLine = 19.8 dBm, ADSL2		-74						
Multitone Power Ratio	(MTPR) 160 kHz to	G = 10, PLine = 20.4 dBm, ADSL2+		-71				dBc	Тур	
ADSL limit ⁽¹⁾		G = 10, PLine = 21.1 dBm, ADSL2++		-70				420		
		· ·	= 19.8 dBm, ADSL2	-93						
Receive Band Spill-O	ver 25kHz to 138 kHz			-91				dBc	Тур	
riocorro Barra Opini O		G = 10, PLine = 20.4 dBm, ADSL2++		-90				420	.,,,	
Input voltage noise		f > 10 kHz	- 21.1 dbiii, 71002211	3				nV/√ Hz	Тур	
Inverting current noise	<u> </u>	f > 10 kHz		5.9				pA/√ Hz	Тур	
Noninverting current r		f > 10 kHz		1.2				pA/√ Hz	Тур	
DC PERFORMANCE	10100	12 10 10 12		1.2				p/ (1112	136	
Open-loop transimped	lance gain	R _L = 100 Ω		6				ΜΩ	Тур	
Input offset voltage	arioo gairi	110 12		±10	±22	±25	±25	mV	Max	
Average offset voltage	drift			±7		120	120	μV/°C	Тур	
Input offset voltage m		Channels 1 to	2 and 3 to 4 only	±0.5	±3	±5	±5	mV	Max	
Noninverting Input bia		Chamble 1 to	L and o to 1 only	±1	±10	±15	±15	μА	Max	
Noninverting input bia				±150	110	110	110	nΑ/°C	Тур	
Inverting input bias cu				±130	±10	±15	±15	μА	Max	
Inverting input bias cu				±150	±10	-10	-10	nA/°C	Тур	
INPUT CHARACTER				1100		1		1,,,,	יאָרי	
Common-mode input				±10.2	±9.5	±9.4	±9.4	V	Min	
Common-mode reject				67	60	58	58	dB	Min	
Noninverting input res				500 2	- 50	30	50	kΩ pF	Тур	

Inverting input resistar OUTPUT CHARACTE				160		1		Ω	Тур	

⁽¹⁾ Test circuit is as shown in Figure 2. Transformer insertion loss = 0.4 dB. ADSL2++ is still considered a proposal and is not an official standard at this time.



At $V_S = \pm 12$ V: $R_F = 3$ k Ω , $R_L = 50$ Ω , G = 5, $R_{adj} = 0$ Ω , full bias (unless otherwise noted) each amplifier independently tested.

			TYP	OVER TEMPERATURE				
PARAMETER	C	CONDITIONS		25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/ MAX
	R _L = 100 Ω		+11				V	Тур
Output voltage swing	KL = 100 12		-11				V	Тур
	R _L = 50 Ω		10.8	10.4	10.3	10.3	V	Min
Output voltage swing	KL = 50 12		-10.8	-10.4	-10.3	-10.3	V	Max
	R _L = 25 Ω		+10.4	+9.8	+9.7	+9.7	V	Min
	N _L = 25 Ω		-10.35	-9.7	-9.6	-9.6	V	Max
Output current (sourcing)	$R_L = 25 \Omega$		416	392	388	388	mA	Min
Output current (sinking)	$R_L = 25 \Omega$		414	388	384	384	mA	Min
Short circuit output Current			±850				mA	Тур
Output impedance	f = 1 MHz		0.2				Ω	Тур
Cranatally	f = 1 MHz,	D1 to D2, D3 to D4	-40				dB	Тур
Crosstalk	$V_O = 2 V_{PP}$	D1 to D3, D2 to D4	-70				dB	Тур
POWER SUPPLY								
Maximum operating voltage				±16	±16	±16	V	Max
Minimum operating voltage				±4	±4	±4	V	Min
	Per amplifier, Full	Per amplifier, Full (Bias-1=0, Bias-2 = 0)		4.9	5.1	5.2		
	Per amplifier, Mid (Bias-1=1, Bias-2 = 0)		3.3	3.8	4.0	4.1	A	Max
Maximum Is+ quiescent current	Per amplifier, Low (Bias-1=0, Bias-2 = 1)		2.2	2.6	2.8	2.9	mA	IVIAX
	Per amplifier, Off (Bias-1=1, Bias-2 = 1)		0.2	0.3	0.4	0.4		
Minimum Is+ quiescent current	Per amplifier, Full	(Bias-1=0, Bias-2 = 0)	4.3	3.8	3.6	3.6	mA	Min
	Per amplifier, Full (Bias-1=0, Bias-2 = 0)		4.1	4.7	4.9	5	mA	Max
Maniana la missa de la compa	Per amplifier, Mid	Per amplifier, Mid (Bias-1=1, Bias-2 = 0)		3.6	3.8	3.9		
Maximum Is- quiescent current	Per amplifier, Low	Per amplifier, Low (Bias-1=0, Bias-2 = 1)		2.4	2.6	2.7		
	Per amplifier, Off	(Bias-1=1, Bias-2 = 1)	0.01	0.1	0.15	0.15		
Minimum Is- quiescent current	Per amplifier, Full	Bias	4.1	3.6	3.5	3.5	mA	Min
Current through GND pin	Per amplifier, Full	(Bias-1 = 0, Bias-2 = 0)	0.2				mA	Тур
Power supply rejection (+PSRR)	V _{S+} = 13 V to 11 V	V, V _{S−} = −12 V	78	72	70	69	dB	Min
Power supply rejection (-PSRR)	V _{S+} = 12 V, V _{S-} =	−13 V to −11 V	73	67	65	64	dB	Min
LOGIC CHARACTERISTICS			1			'		l
5	Logic 1, with resp	ect to GND pin (2)	≥2.6				V	Тур
Bias control pin logic threshold	Logic 0, with resp	ect to GND pin (2)	≤0.8				V	Тур
	Bias-X =0.5 V (Lo	gic 0)	1	10	15	15		
Bias pin quiescent current	Bias-X = 3.3 V (Lo	ogic 1)	10	20	30	30	μА	Max
Turn on time delay(t _(ON))			1					_
Turn off time delay (t _(Off))	I ime for I _S to read	ch 50% of final value	1				μs	Тур
Bias pin input impedance			50				kΩ	Тур
Amplifier output impedance	Off (Bias-1 = 1, B	as-2 = 1)	10 5				kΩ pF	Тур

⁽²⁾ GND pin useable range is from $\rm V_{s-}$ to ($\rm V_{s+}-2.5~\rm V).$

Table 1. LOGIC TABLE⁽¹⁾

BIAS-1	BIAS-2	FUNCTION	DESCRIPTION
0	0	Full bias mode	Amplifiers ON with lowest distortion possible (default state)
1	0	Mid bias mode	Amplifiers ON with power savings with a reduction in distortion performance
0	1	Low bias mode	Amplifiers ON with enhanced power savings and a reduction of performance
1	1	Shutdown mode	Amplifiers OFF and output has high impedance

⁽¹⁾ Logic pins should not be left floating and should be held at a logic-0 or a logic-1 by external circuitry.

Product Folder Link(s): THS6184



ELECTRICAL CHARACTERISTICS

At $V_S = \pm 5$ V: $R_F = 3$ k Ω , $R_L = 50$ Ω , G = 5, $R_{adj} = 0$, full bias (unless otherwise noted). Each amplifier independently tested

				TYP		OVER TEMPE		RATURE							
PARAME	TER	CONDITIONS		25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/ MAX						
AC PERFORMANCE				<u>'</u>	1										
Small-signal bandwidth,		$G = 1$, $R_F = 4 k\Omega$		55					_						
		$G = 2$, $R_F = 3.5$ k	Ω	45											
$-3 \text{ dB } (V_O = 100 \text{ mV}_{PP})$				35				MHz	Тур						
		G = 10, R _F = 3 ks	Ω	25											
0.1-dB bandwidth flatne	ss	G = 5		7				MHz	Тур						
Large-signal bandwidth		G = 5, V _O = 4 V _P	P	27				MHz	Тур						
01 . (050) . 750)	1 0	G = 5, V _O = 4-V	Step, Single-ended	275				V/μs	Тур						
Slew rate (25% to 75%	level)	G = 5, V _O = 4-V 3	Step, Differential	450				V/μs	Тур						
Rise and fall time		G = 5, V _O = 2 V _P	P	10				ns	Тур						
			$R_L = 100 \Omega$	-88											
	2nd harmonic	G = 5, $V_O = 2 V_{PP},$	$R_L = 50 \Omega$	-86					_						
		f = 1 MHz,	R _L = 100 Ω	-83				dBc	Тур						
11	3rd harmonic	Differential	R _L = 50 Ω	-76											
Harmonic distortion		0 -	R _L = 100 Ω	-84											
	2nd harmonic	G = 5, $V_O = 2 V_{PP},$	R _L = 50 Ω	-81					_						
								f = 4 MHz,	R _L = 100 Ω	-62				dBc	Тур
	3rd harmonic	Differential	R _L = 50 Ω	-53											
Input voltage noise		f > 10 kHz		3				nV/√ Hz	Тур						
Inverting current noise		f > 10 kHz		5.9				pA/√Hz	Тур						
Noninverting current no	ise	f > 10 kHz		1.2				pA/√ Hz	Тур						
DC PERFORMANCE						1									
Open-loop transimpeda	nce gain	R _L = 100 Ω		5				ΜΩ	Тур						
Input offset voltage				±9	±21	±24	±24	mV	Max						
Average offset voltage	drift			±7				μV/°C	Тур						
Input offset voltage mat		Channels 1 to 2 and 3 to 4 only		±0.5	±3	±5	±5	mV	Max						
Noninverting input bias			·	±1	±10	±15	±15	μА	Max						
Noninverting input bias				±150				nA/°C	Тур						
Inverting input bias curr				±1	±10	±15	±15	μΑ	Max						
Inverting input bias curr				±150				nA/°C	Тур						
INPUT CHARACTERIS															
Common-mode input ra	nge			±3.5	±2.5	±2.4	±2.4	V	Min						
Common-mode rejectio	_			65	58	56	56	dB	Min						
Noninverting Input resis				500 2				kΩ pF	Тур						
Inverting input resistance				180				Ω	Тур						
OUTPUT CHARACTER		1		1 7 7		1									
				4.1				V	Тур						
		$R_L = 100 \Omega$		-4.1				V	Тур						
Output voltage swing				4	3.8	3.7	3.7	V	Min						
		$R_L = 50 \Omega$	$R_L = 50 \Omega$		-3.8	-3.7	-3.7	V	Max						
				4	3.7	3.6	3.6	V	Min						
		$R_L = 25 \Omega$		-4	-3.7	-3.6	-3.6	V	Max						
Output current (sourcing	g)	R _L = 5 Ω		400				mA	Тур						
Output current (sinking)		$R_L = 5 \Omega$		400				mA	Тур						
Short-circuit output curr				±750				mA	Тур						
Output impedance		f = 1 MHz		0.2				Ω	Тур						

Submit Documentation Feedback

Copyright © 2005–2009, Texas Instruments Incorporated



At $V_S = \pm 5$ V: $R_F = 3$ k Ω , $R_L = 50$ Ω , G = 5, $R_{adj} = 0$, full bias (unless otherwise noted). Each amplifier independently tested

			TYP	OVER TEMPERATURE					
PARAMETER		CONDITIONS		25°C	0°C to 70°C	–40°C to 85°C	UNITS	MIN/ MAX	
Crosstalk	f = 1 MHz,	D1 to D2, D3 to D4	-35				dB	Тур	
Crosstaik	$V_O = 2 V_{PP}$	D1 to D3, D2 to D4	-70				dB	Тур	
POWER SUPPLY									
Maximum operating voltage				±16	±16	±16	V	Max	
Minimum operating voltage				±4	±4	±4	V	Min	
	Per amplifier, Fu	II (Bias-1 = 0, Bias-2 = 0)	3.9	4.4	4.5	4.6	mA	Max	
Manipular Inc. and account account	Per amplifier, Mi	d (Bias-1 = 1, Bias-2 = 0)	2.9						
Maximum Is+ quiescent current	Per amplifier, Lo	w (Bias-1 = 0, Bias-2 = 1)	2				mA	Тур	
	Per amplifier, Of	f (Bias-1 = 1, Bias-2 = 1)	0.2						
Minimum Is+ quiescent current	Per amplifier, Fu	II (Bias-1 = 0, Bias-2 = 0)	3.9	3.2	3	3	mA	Min	
	Per amplifier, Full (Bias-1 = 0, Bias-2 = 0)		3.7	4.2	4.3	4.4	mA	Max	
	Per amplifier, Mid (Bias-1 = 1, Bias-2 = 0)		2.7				mA		
Maximum Is- quiescent current	Per amplifier, Low (Bias-1 = 0, Bias-2 = 1)		1.8					Тур	
	Per amplifier, Off (Bias-1 = 1, Bias-2 = 1)		0.01						
Minimum Is- quiescent current	Per amplifier, Fu	Il Bias	3.7	3.1	2.9	2.9	mA	Min	
Current through GND pin	Per amplifier, Fu	II (Bias-1 = 0, Bias-2 = 0)	0.2				mA	Тур	
Power supply rejection (+PSRR)	V _{S+} = 6 V to 4 V	V _{S-} = -5 V	76	70	68	67	dB	Min	
Power supply rejection (-PSRR)	V _{S+} = 5 V, V _{S-} =	−6 V to −4 V	70	64	62	61	dB	Min	
LOGIC CHARACTERISTICS			<u> </u>						
Diagramma and the second	Logic 1, with res	pect to GND pin ⁽¹⁾	≥2.6				V	Тур	
Bias control pin logic threshold	Logic 0, with res	pect to GND pin ⁽¹⁾	≤0.8				V	Тур	
Diagram and an analysis	Bias-X = 0.5 V (I	_ogic 0)	1	10	15	15	^	N4=-	
Bias pin quiescent current	Bias-X = 3.3 V (I	_ogic 1)	10	20	30	30	μА	Max	
Turn on time delay(t _(ON))	Time for L.	F00/ -f final	1					т	
Turn off time delay (t _(Off))	Time for I _S to rea	Time for I _S to reach 50% of final value					μs	Тур	
Bias pin input impedance			50				kΩ	Тур	
Amplifier output impedance	Off (Bias-1 = 1, b	pias-2 = 1)	10 5				kΩ pF	Тур	

⁽¹⁾ GND pin useable range is from V_{S-} to $(V_{S+}-2.5\ V).$

Table 2. LOGIC TABLE⁽¹⁾

BIAS-1	BIAS-2	FUNCTION	DESCRIPTION
0	0	Full Bias Mode	Amplifiers ON with lowest distortion possible (default state)
1	0	Mid Bias Mode	Amplifiers ON with power savings with a reduction in distortion performance
0	1	Low Bias Mode	Amplifiers ON with enhanced power savings and a reduction of performance
1	1	Shutdown Mode	Amplifiers OFF and output has high impedance

⁽¹⁾ Logic pins should not be left floating and should be held by external circuitry to a logic-1 or a logic-0.

Product Folder Link(s): THS6184






Figure 2. MTPR Test Circuit




Figure 3. Typical ADSL Line Driver Transmit Frequencies



TYPICAL CHARACTERISTICS

Table 3. Table of Graphs: ±12-V Operation

GRAPH TITLE		CONDITIONS	FIGURE
Small Signal Single-Ended Frequency		$G = 10, R_L = 50 \Omega, V_O = 200 \text{ mV}_{PP}$	4
Response		$G = 10, R_L = 100 \Omega, V_O = 200 \text{ mV}_{PP}$	5
Large Signal Single-Ended Output Response,	vo Fraguesov	$G = 10, R_L = 50 Ω$	6
Full Bias	vs Frequency	$G = 5, R_L = 50 \Omega$	7
Small Signal Differential Frequency Response		$G = 5$, $R_L = 50 \Omega$, $V_O = 200 \text{ mV}_{PP}$	8
Large Signal Differential Output Response, Full		G = 10, R _L = 100 Ω	9
Bias	vs Frequency	$G = 5$, $R_L = 100 \Omega$	10
		$G = 5$, $R_L = 100$ Ω, $V_O = 2V_{PP}$, $R_F = 3$ kΩ, $R_G = 1.5$ kΩ	11
		$\begin{aligned} G &= 5, \ R_L = 50 \ \Omega, \ V_O = 2 V_{PP}, \ R_F = 3 \ k\Omega, \\ R_G &= 1.5 \ k\Omega \end{aligned}$	12
Differential Harmonic Distortion	vs Frequency	$\begin{split} G = 10, R_L = 100 \; \Omega, V_O = 2 V_{PP}, R_F = 3 \; k\Omega, \\ R_G = 665 \Omega \end{split}$	13
Differential Harmonic Distortion	vs i requency	$\begin{aligned} G &= 10, R_L = 50 \Omega, V_O = 2 V_{PP}, R_F = 3 k\Omega, \\ R_G &= 665 \Omega \end{aligned}$	14
		$\begin{aligned} G &= 10, \ R_L = 100 \ \Omega, \ V_O = 2 \ V_{PP}, \ R_F = 5 \ k\Omega, \\ R_G &= 1.1 \ k\Omega \end{aligned}$	15
		$\begin{aligned} G &= 10, R_L = 50 \Omega, V_O = 2 V_{PP}, R_F = 5 k\Omega, \\ R_G &= 1.1 k\Omega \end{aligned}$	16
Single-Ended 2nd-Order Harmonic Distortion	vs Frequency	$G = 5$, $R_L = 50 \Omega$, $V_O = 2 V_{PP}$	17
Single-Ended 3rd-Order Harmonic Distortion	vs i requericy		18
Single-Ended 2nd-Order Harmonic Distortion	vs Frequency	$G = 10, R_L = 50 \Omega, V_O = 2 V_{PP}$	19
Single-Ended 3rd-Order Harmonic Distortion	vs Frequency		20
Differential Crosstalk—Gain = 10 V/V		G = 10, $R_F = 4 \text{ k}\Omega$, $R_G = 884 \Omega$, $V_S = \pm 12 \text{ V}$	21
Single-Ended Crosstalk—Gain = 10 V/V		G = 10, $R_F = 4 k\Omega$, $R_G = 442 \Omega$, $V_S = \pm 12 V$	22
Single-Ended Crosstalk—Gain = 1 V/V		$G = 1$, $R_F = 4 k\Omega$, $V_S = \pm 12 V$	23
Transimpedance Gain and Phase	vs Frequency	$R_L = 100 \Omega$	24
Input Referred Noise	vs Frequency		25
Small Signal Single-Ended Transient Response	vs Time	$G = 5$, $R_L = 100 \Omega$, $V_O = 200 \text{ mV}_{PP}$	27
Large Signal Single-Ended Transient Response	vs Time	$G = 5$, $R_L = 100 \Omega$, $V_O = 5 V_{PP}$	27
Overdrive Recovery	vs Time	$G = 5, R_L = 100 \Omega$	28
Single-Ended Transition Rate	vs Output Voltage	$G = 5, R_L = 100 \Omega$	29
Differential Transition Rate	vs Output Voltage	$G = 5, R_L = 100 \Omega$	30
Positive Output Voltage Headroom	vs Temperature	$R_L = 100 \Omega$	31
Negative Output Voltage Headroom	vs Temperature	$R_L = 100 \Omega$	32
	vs Supply Voltage		33
Input Offset Voltage	vs Free-Air Temperature		34
put ellest reliage	vs Input Common-Mode Range		35
Input Bias Current	vs Supply Voltage		36
Single-Ended Rejection Ratios	vs Frequency	$G = 2$, $R_L = 50 \Omega$	37
Differential Rejection Ratio	vs Frequency	$G = 10, R_L = 100 Ω$	38
Output Impedance	vs Frequency	G = 10	39
		G = 5	40




Table 4. Table of Graphs: ±5-V Operation

GRAPH TITLE		CONDITIONS	FIGURE
Large Signal Single-Ended Output Response, Full Bias	vs Frequency	$G = 5$, $R_L = 50 \Omega$, $V_O = 0.25 V_{PP} - 4 V_{PP}$	41
Large Signal Differential Output Response, Full Bias	vs Frequency	G = 5, $R_L = 100 \Omega$, $V_O = 0.25 V_{PP} - 8 V_{PP}$	42
		$G = 5$, $R_L = 100 \Omega$, $V_O = 2 V_{PP}$	43
Differential Harmania Distortion	va Fraguesav	$G = 5$, $R_L = 50 \Omega$, $V_O = 2 V_{PP}$	44
Differential Harmonic Distortion	vs Frequency	$G = 10, R_L = 100 \Omega, V_O = 2 V_{PP}$	45
		$G = 10, R_L = 50 \Omega, V_O = 2 V_{PP}$	46
Transimpedance Gain and Phase	vs Frequency	R _L = 100 Ω	47
Single-Ended Transition Rate	vs Output Voltage	$G = 5$, $R_L = 100 Ω$	48
Differential Transition Rate	vs Output Voltage	G = 5, R _L = 100 Ω	49
Output Impedance	vs Frequency	G = 5	50




TYPICAL CHARACTERISTICS


SMALL SIGNAL SINGLE-ENDED FREQUENCY RESPONSE, G=10, $R_L=50\Omega$




LARGE SIGNAL SINGLE-ENDED OUTPUT RESPONSE, FULL BIAS




SMALL SIGNAL DIFFERENTIAL FREQUENCY RESPONSE, G = 5, R_L = 50Ω




SMALL-SIGNAL SINGLE-ENDED FREQUENCY RESPONSE, G=10, R $_{L}$ = 100 $\!\Omega$



LARGE SIGNAL SINGLE-ENDED OUTPUT RESPONSE, FULL BIAS



LARGE SIGNAL DIFFERENTIAL OUTPUT RESPONSE, FULL BIAS





LARGE SIGNAL DIFFERENTIAL OUTPUT RESPONSE, FULL BIAS




Figure 10.

DIFFERENTIAL HARMONIC DISTORTION





Figure 12.

DIFFERENTIAL HARMONIC DISTORTION



DIFFERENTIAL HARMONIC DISTORTION





Figure 11.

DIFFERENTIAL HARMONIC DISTORTION



DIFFERENTIAL HARMONIC DISTORTION





Figure 15.









Figure 16.

SINGLE-ENDED 3RD-ORDER HARMONIC DISTORTION







Figure 18.


SINGLE-ENDED 3RD-ORDER HARMONIC DISTORTION

FREQUENCY, G = 10, $R_L = 50\Omega$




SINGLE-ENDED 2ND-ORDER HARMONIC DISTORTION

FREQUENCY, G = 5, $R_L = 50\Omega$



SINGLE-ENDED 2ND-ORDER HARMONIC DISTORTION

FREQUENCY, G = 10, $R_L = 50\Omega$



DIFFERENTIAL CROSSTALK—GAIN = 10 V/V






Figure 21.



SINGLE-ENDED CROSSTALK—GAIN = 10 V/V



TRANSIMPEDANCE GAIN **AND PHASE**



SMALL SIGNAL SINGLE-ENDED TRANSIENT RESPONSE

Figure 24.





Figure 26.

SINGLE-ENDED CROSSTALK—GAIN = 1 V/V



INPUT REFERRED NOISE




Figure 25.

LARGE SIGNAL SINGLE-ENDED TRANSIENT RESPONSE




Figure 27.






Figure 28.





Figure 30.

NEGATIVE OUTPUT VOLTAGE HEADROOM








Figure 29.

POSITIVE OUTPUT VOLTAGE HEADROOM




Figure 31.









Figure 33.















Figure 39.





LARGE SIGNAL DIFFERENTIAL OUTPUT RESPONSE, FULL BIAS






Figure 42.

DIFFERENTIAL HARMONIC DISTORTION



LARGE SIGNAL SINGLE-ENDED OUTPUT RESPONSE, FULL BIAS



DIFFERENTIAL HARMONIC DISTORTION






Figure 43.

DIFFERENTIAL HARMONIC DISTORTION



DIFFERENTIAL HARMONIC DISTORTION



SINGLE-ENDED TRANSITION RATE $\begin{array}{c} \text{VS} \\ \text{OUTPUT VOLTAGE, G = 5, R}_{\text{L}} = 100\Omega \end{array}$




Figure 48.

TRANSIMPEDANCE GAIN AND PHASE




Figure 47.

DIFFERENTIAL TRANSITION RATE





Figure 49.

OUTPUT IMPEDANCE





APPLICATION INFORMATION

The THS6184 contains four independent operational amplifiers. These amplifiers are current feedback topology amplifiers made for high-speed operation. They have been specifically designed to deliver the full power requirements of ADSL and therefore can deliver output currents of at least 400 mA at full output voltage.

The THS6184 is fabricated using Texas Instruments 36-V complementary bipolar process, BiCOM1. This process provides exceptional device speed with high breakdown voltages.

DEVICE PROTECTION FEATURE


The THS6184 has a built-in thermal protection feature. Should the internal junction temperature rise above approximately 160°C, the device automatically shuts down. Such a condition could exist with improper heat sinking or if the output is shorted to ground. When the abnormal condition is fixed, the internal thermal shutdown circuit automatically turns the device back on. This occurs at approximately 145°C, junction temperature. Note that the THS6184 does not have short-circuit protection and care should be taken to minimize the output current below the absolute maximum ratings.


THERMAL INFORMATION

The THS6184 is available in thermally-enhanced RHF and PWP packages, which are members of the PowerPAD family of packages. These packages are constructed using leadframes upon which the dies are mounted [see Figure 51 for the RHF package and Figure 52 for the PWP package]. This arrangement results in the lead frames being exposed as thermal pads on the underside of their respective packages. Because a thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad. Note that the PowerPAD is electronically isolated from the active circuitry and any pins. Thus, the PowerPAD can be connected to any potential voltage within the absolute maximum voltage range. Ideally, connection of the PAD to the ground plane is preferred as the plane typically is the largest copper plane on a PCB.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device. This is discussed in more detail in the *PCB design considerations section* of this document.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.






A. The thermal pad is electrically isolated from all terminals in the package.

Figure 51. Views of Thermally Enhanced RHF Package (Representative Only – Not to Scale)

Copyright © 2005–2009, Texas Instruments Incorporated





A. The thermal pad is electrically isolated from all terminals in the package.

Figure 52. Views of Thermally Enhanced PWP Package (Representative Only – Not to Scale)

RECOMMENDED FEEDBACK AND GAIN RESISTOR VALUES

As with all current feedback amplifiers, the bandwidth of the THS6184 is an inversely proportional function of the value of the feedback resistor. The recommended resistors with a ± 12 -V power supply for the optimum frequency response with a 100- Ω load system is 2 k Ω for a gain of 5. These should be used as a starting point and once optimum values are found, 1% tolerance resistors should be used to maintain frequency response characteristics.

Consistent with current feedback amplifiers, increasing the gain is best accomplished by changing the gain resistor, not the feedback resistor. This is because the bandwidth of the amplifier is dominated by the feedback resistor value and internal dominant-pole capacitor. The ability to control the amplifier gain independently of the bandwidth constitutes a major advantage of current feedback amplifiers over conventional voltage feedback amplifiers.

It is important to realize the effects of the feedback resistance on distortion. Increasing the resistance decreases the loop gain and increases the distortion. It is also important to know that decreasing load impedance increases total harmonic distortion (THD). Typically, the third order harmonic distortion increases more than the second order harmonic distortion.

Finally, in a differential configuration as shown in Figure 1, it is important to note that there is a differential gain and a common-mode gain which are different from each other. Differentially, the gain is at $1 + 2R_F/R_G$. While common-mode gain = 1 due to R_G being connected directly between each amplifier and not to ground.



OFFSET VOLTAGE

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 53. Output Offset Voltage Model

NOISE CALCULATIONS

Noise can cause errors on very small signals. This is especially true for the amplifying small signals. The noise model for current feedback amplifiers (CFB) is the same as voltage feedback amplifiers (VFB). The only difference between the two is that the CFB amplifiers generally specify different current noise parameters for each input while VFB amplifiers usually only specify one noise current parameter. The noise model is shown in Figure 54. This model includes all of the noise sources as follows:

- e_n = Amplifier internal voltage noise (nV/√Hz)
- IN+ = Noninverting current noise (pA/√Hz)
- IN- = Inverting current noise (pA/ \sqrt{Hz})
- e_{RX} = Thermal voltage noise associated with each resistor ($e_{RX} = \sqrt{4 \text{ kTR}_x^-}$)




Figure 54. Noise Model



The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathbf{IN} + \times \mathbf{R}_{S}\right)^{2} + \left(\mathbf{IN} - \times \left(\mathbf{R}_{F} \parallel \mathbf{R}_{G}\right)\right)^{2} + 4 \, \mathbf{kTR}_{S} + 4 \, \mathbf{kT} \left(\mathbf{R}_{F} \parallel \mathbf{R}_{G}\right)}$$

Where:

k = Boltzmann's constant = 1.380658×10^{-23} T = Temperature in degrees Kelvin (273 +°C) R_F || R_G = Parallel resistance of R_F and R_G

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_{v}) .

$$e_{no} = e_{ni} A_{V} = e_{ni} \left(1 + \frac{R_{F}}{R_{G}} \right)$$
 (Noninverting Case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing R_G), the input noise is reduced considerably because of the parallel resistance term.

DRIVING A CAPACITIVE LOAD

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS6184 has been internally compensated to maximize its bandwidth and slew rate performance at low quiescent current. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device's phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 55. A minimum value of 2 Ω should work well for most applications.




Figure 55. Driving a Capacitive Load

GENERAL CONFIGURATIONS

A common error for the first-time CFB user is to create a unity gain buffer amplifier by shorting the output directly to the inverting input. A CFB amplifier in this configuration oscillates and is **not** recommended. The THS6184, like all CFB amplifiers, **must** have a feedback resistor for stable operation. Additionally, placing capacitors directly from the output to the inverting input is not recommended. This is because, at high frequencies, a capacitor has a very low impedance. This results in an unstable amplifier and should not be considered when using a current-feedback amplifier. Because of this, integrators and simple low-pass filters, which are easily implemented on a VFB amplifier, must be designed slightly differently. If filtering is required, simply place an RC-filter at the noninverting terminal of the operational-amplifier (see Figure 56).






Figure 56. Single-Pole Low-Pass Filter

If a multiple pole filter is required, the use of a Sallen-Key filter can work very well with CFB amplifiers. This is because the filtering elements are not in the negative feedback loop and stability is not compromised. Because of their high slew rates and high bandwidths, CFB amplifiers can create very accurate signals and help minimize distortion. An example is shown in Figure 57.




Figure 57. 2-Pole Low-Pass Sallen-Key Filter

PCB DESIGN CONSIDERATIONS

Proper PCB design techniques in two areas are important to assure proper operation of the THS6184. These areas are high-speed layout techniques and thermal-management techniques. Because the THS6184 is a high-speed part, the following guidelines are recommended.

- Ground plane It is essential that a ground plane be used on the board to provide all components with a low
 inductive ground connection. Although a ground connection directly to a terminal of the THS6184 is not
 necessarily required, it is recommended that the thermal pad of the package be tied to ground. This serves
 two functions. It provides a low inductive ground to the device substrate to minimize internal crosstalk and it
 provides the path for heat removal. Note that the BiCOM1 process is an SOI process and thus, the substrate
 is isolated from the active circuitry.
- Input stray capacitance To minimize potential problems with amplifier oscillation, the capacitance at the
 inverting input of the amplifiers must be kept to a minimum. To do this, PCB trace runs to the inverting input
 must be as short as possible, the ground plane should be removed under any etch runs connected to the
 inverting input, and external components should be placed as close as possible to the inverting input. This is
 especially true in the noninverting configuration.
- Proper power supply decoupling Use a minimum of a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting etch makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminal and the ceramic capacitors.
- For a differential configuration as shown in Figure 1, it is recommended that a 0.1-μF or 1-μF capacitor be added across the power supplies (from V_{CC+} to V_{CC-}) as close as possible to the THS6184. This allows for differential currents to flow properly, slightly reducing even-order harmonic distortion. The 0.1-μF capacitors to

Copyright © 2005–2009, Texas Instruments Incorporated




ground should also be used as previously stipulated.


Because of its high power delivery, proper thermal management of the THS6184 is required. Although there are many ways to properly heatsink this device, the following steps illustrate one recommended approach for a multilayer PCB with an internal ground plane utilizing the 24-pin RHF, (or the 20-pin PWP) PowerPAD package.

- 1. Prepare the PCB with a top-side etch pattern to accommodate an RHF package as shown in Figure 58. If the PWP package is to be used, prepare the PCB etch pattern as shown in Figure 59. There should be etch for the leads as well as etch for the thermal pad.
- 2. PCB vias in the area of the thermal pad should be kept small so that solder wicking through the holes is not a problem during reflow. All of the vias in the thermal pad should connected to the internal PCB ground plane.
 - a. RHF package Place 9 holes in the area of the thermal pad. These holes should be 0.254 mm (10 mils) in diameter.
 - b. PWP package Place 9 holes in the area of the thermal pad. These holes should be 0,33 mm (13 mils) in diameter.
- 3. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. However, in this application, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS6184 package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated through hole.
- 4. The top-side solder mask should leave the terminals of the package and the thermal pad area with its thermal transfer holes exposed. Any holes outside the thermal pad area, but still under the package, should be covered with solder mask.
- 5. Apply solder paste to the exposed thermal pad area and all of the operational amplifier terminals.
- 6. With these preparatory steps in place, the THS6184 RHF is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.





PowerPAD and Via Layout (Pad Size 3,65 mm x 2,65 mm. 9 Vias with Diameter = 0,254 mm)



Vias should go through the board connecting the top PowerPAD to any and all ground planes. The larger the ground plane, the more area to distribute the heat.


Solder resist should be used on the bottom side ground plane to prevent wicking of the solder through the vias during the process.

Note: All linear dimensions are in millimeters.

Figure 58. Suggested PCB Layout For 24-Pin RHF Package

Copyright © 2005–2009, Texas Instruments Incorporated





PowerPAD and Via Layout (Pad Size 3 mm x 3,7 mm. 9 Vias with Diameter = 0,3 mm)

Vias should go through the board connecting the top PowerPAD to any and all ground planes. The larger the ground plane, the more area to distribute the heat.

Solder resist should be used on the bottom side ground plane to prevent wicking of the solder through the vias during the process.

Note: All linear dimensions are in millimeters.

Figure 59. Suggested PCB Layout For 20-Pin PWP Package



The actual thermal performance achieved with the THS6184 in the 24-pin RHF PowerPAD package or the 20-pin PWP PowerPAD package depends on the application. If the size of the internal ground plane is approximately 3 inches \times 3 inches, and the chip PowerPAD is soldered to the PCB thermal pad, then the expected thermal coefficient, θ_{JA} , is about 32°C/W for the RHF package, and is 32.6°C/W for the PWP package. (See the Package Dissipation Ratings Table for all other package metrics.) For a given θ_{JA} , the maximum power dissipation is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

P_D = Maximum power dissipation of THS6184 (watts)

 T_{MAX} = Absolute maximum operating junction temperature (130°C)

 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case. See the Package Dissipation Ratings table.

 θ_{CA} = Thermal coefficient from case to ambient determined by PCB layout and construction.

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.

EVALUATION BOARD

An evaluation board is available for the THS6184. This board has been configured for proper thermal management of the THS6184. The circuitry has been designed for a typical ADSL application as shown previously in this document. To order the evaluation board contact your local TI sales office or distributor.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (March, 2007) to Revision D

Page

- Combined RHF and PWP package specifications for common-mode input range





30-Dec-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
THS6184PWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS6184	Samples
THS6184PWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS6184	Samples
THS6184RHFR	ACTIVE	VQFN	RHF	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	6184	Samples
THS6184RHFT	ACTIVE	VQFN	RHF	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	6184	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

30-Dec-2016

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Dec-2016

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficults are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS6184PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
THS6184RHFR	VQFN	RHF	24	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
THS6184RHFT	VQFN	RHF	24	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1

www.ti.com 31-Dec-2016




*All dimensions are nominal

7 til diritoriororio di o riorimidi								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
THS6184PWPR	HTSSOP	PWP	20	2000	367.0	367.0	38.0	
THS6184RHFR	VQFN	RHF	24	3000	367.0	367.0	35.0	
THS6184RHFT	VQFN	RHF	24	250	210.0	185.0	35.0	

RHF (R-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RHF (R-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



RHF (R-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-17/AO 01/16

NOTE:

A. All linear dimensions are in millimeters


B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-41/AO 01/16

NOTE: A. All linear dimensions are in millimeters

🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.