

SIPMOS® Small-Signal-Transistor

Features

- N-channel
- · Enhancement mode
- Logic level
- dv/dt rated
- Pb-free lead-plating; RoHS compliant
- Qualified according to AEC Q101
- Halogen free according to IEC61249-2-21








Product Summary

V_{DS}	60	V
$R_{\mathrm{DS(on),max}}$	3.5	Ω
I _D	0.23	Α

PG-SOT-23





Туре	Package	Tape and Reel	Marking
BSS138N	PG-SOT-23	H6327: 3000	SKs
BSS138N	PG-SOT-23	H6433: 10000	SKs

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	I _D	T _A =25 °C	0.23	А
		T _A =70 °C	0.18	
Pulsed drain current	I _{D,pulse}	T _A =25 °C	0.92	
Reverse diode d v /d t	dv/dt	$I_{\rm D}$ =0.23 A, $V_{\rm DS}$ =48 V, di/dt=200 A/ μ s, $T_{\rm j,max}$ =150 °C	6	kV/µs
Gate source voltage	V_{GS}		±20	V
ESD sensitivity		JESD22-A114 (HBM)	Class 0 (<250V)	
Power dissipation	P_{tot}	T _A =25 °C	0.36	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 150	°C
IEC climatic category; DIN IEC 68-1			55/150/56	



Parameter	Symbol	Conditions		Values		
			min.	typ.	max.]
Thermal characteristics						
Thermal resistance, junction - minimal footprint	R_{thJA}		-	-	350	K/W

Electrical characteristics, at $T_{\rm j}$ =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D =250 μA	60	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm GS}=V_{\rm DS}, I_{\rm D}=26~\mu{\rm A}$	0.6	1.0	1.4	
Drain-source leakage current	I _{D (off)}	V _{DS} =60 V, V _{GS} =0 V, T _j =25 °C	1	1	0.1	μΑ
		V _{DS} =60 V, V _{GS} =0 V, T _j =150 °C	-	-	5	
Gate-source leakage current	I _{GSS}	V _{GS} =20 V, V _{DS} =0 V	-	1	10	nA
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	V _{GS} =4.5 V, I _D =0.03 A	-	3.3	4.0	Ω
		V _{GS} =4.5 V, I _D =0.19 A	-	3.5	6.0	
		V _{GS} =10 V, I _D =0.23 A	-	2.2	3.5	
Transconductance	$g_{ extsf{fs}}$	$ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max},$ $I_{\rm D} = 0.18~{\rm A}$	0.1	0.2	-	S




Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	Ciss		-	32	41	pF
Output capacitance	Coss	V _{GS} =0 V, V _{DS} =25 V, f=1 MHz	-	7.2	9.5	
Reverse transfer capacitance	C _{rss}		-	2.8	3.8	
Turn-on delay time	t _{d(on)}		-	2.3	3.5	ns
Rise time	t _r	V _{DD} =30 V, V _{GS} =10 V,	-	3.0	4.5	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =0.23 A, $R_{\rm G}$ =6 Ω	-	6.7	10	
Fall time	t _f]	-	8.2	12.3	
Gate Charge Characteristics						
Gate to source charge	Q _{gs}		-	0.10	0.14	nC
Gate to drain charge	Q _{gd}	$V_{\rm DD}$ =48 V, $I_{\rm D}$ =0.23 A, $V_{\rm GS}$ =0 to 10 V	-	0.3	0.4	
Gate charge total	Qg		-	1.0	1.4	
Gate plateau voltage	V _{plateau}		-	3.3	-	V
Reverse Diode						
Diode continous forward current	Is		-	-	0.23	А
Diode pulse current	I _{S,pulse}		-	-	0.92	7
Diode forward voltage	V_{SD}	V _{GS} =0 V, I _F =0.23 A, T _j =25 °C	-	0.83	1.2	V
Reverse recovery time	t _{rr}	V _R =30 V, I _F =0.23 A,	-	9.1	14.5	ns
Reverse recovery charge	Q _{rr}	d <i>i_F</i> /d <i>t</i> =100 A/μs	-	3.3	5	nC




1 Power dissipation

$P_{\text{tot}} = f(T_A)$

2 Drain current





3 Safe operating area


 I_D =f(V_{DS}); T_A =25 °C; D=0


parameter: t_p

4 Max. transient thermal impedance

 Z_{thJA} =f(t_{p})

parameter: $D=t_p/T$








5 Typ. output characteristics


 $I_D = f(V_{DS}); T_i = 25 °C$

parameter: $V_{\rm GS}$



7 Typ. transfer characteristics


 I_{D} =f(V_{GS}); $|V_{DS}|$ >2 $|I_{D}|R_{DS(on)max}$



6 Typ. drain-source on resistance


 $R_{DS(on)}=f(I_D); T_j=25 °C$

parameter: $V_{\rm GS}$



8 Typ. forward transconductance


 g_{fs} =f(I_D); T_j =25 °C






9 Drain-source on-state resistance

 $R_{DS(on)} = f(T_i); I_D = 0.23 \text{ A}; V_{GS} = 10 \text{ V}$




10 Typ. gate threshold voltage

 $V_{\rm GS(th)}$ =f($T_{\rm j}$); $V_{\rm DS}$ =V_{GS}; $I_{\rm D}$ =26 μ A parameter: $I_{\rm D}$



11 Typ. capacitances


C=f(V_{DS}); V_{GS} =0 V; f=1 MHz; T_j =25°C



12 Forward characteristics of reverse diode

 $I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$

parameter: T_i






13 Typ. gate charge


 $V_{\rm GS}$ =f($Q_{\rm gate}$); $I_{\rm D}$ =0.23 A pulsed

parameter: $V_{\rm DD}$

14 Drain-source breakdown voltage


$$V_{BR(DSS)}$$
=f(T_j); I_D =250 μ A









Package Outline:



Footprint:



Packaging:





Published by Infineon Technologies AG Bereich Kommunikation St.-Martin-Straße 53 D-81541 München © Infineon Technologies AG 1999 All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices, please contact your nearest Infineon Technologies office in Germany or our Infineon Technologies representatives worldwide (see address list).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.

Infineon Technologies' components may only be used in life-support devices or systems with the expressed written approval of Infineon Technologies if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.