

34-75 V @ 12A

**Input / Output** 

3.3 V & 5.0 V

**MGMT Power** 

**Quarter-brick ATCA** 

**Power Interface Module** 

The IQ65033QGA12 iQor Power Interface Module integrates all features required by the AdvancedTCA Base Specification into a Quarter-Brick footprint. The iQor offers industry leading external hold-up capacitor volumetric density for a compact overall solution. At 90V hold-up capacitor voltage (trimmable 50-95 V), only 564 uF is required to achieve 8.70ms hold-up time at 200Win. The -48 V output voltage is conditioned for smooth operation through severe input transient events. The iQor is designed thermally and electrically to drive higher power wide-range-input DC/DC converters such as the 400W SynQor PQ60120QZB33. RoHS Compliant (see last page).





IQ65033QGA12 Module

## **Operational Features**

- Improved common-mode noise
- Input ORing for A & B power feeds (MOSFET-based for low power dissipation)
- Hot swap control with seamless ride-through of input voltage transient
- EMI filter meets CISPR 22 Class B when used as directed (see applications section)
- External hold-up capacitor trimmable from 50-95 V
- Automatic discharge of external hold-up capacitor
- Isolated management power of 3.3 V at 3.6 A and 5.0 V at 150 mA
- Dual input side enable
- I2C interface data reporting (optional)

### **Protection Features**

- Management power over-voltage protection
- Management power over-current protection
- Main output over-current protection
- Thermal shutdown protects the unit from abnormal environmental conditions
- Input fuse/feed loss alarm

## **Mechanical Features**

- Industry standard quarter-brick size: 1.45" x 2.3" (36.8x58.4 mm)
- Overall height of 0.54" (13.7 mm), permits better airflow and smaller card pitch
- Total weight: 1.2 oz (34 g)
- Flanged pins designed to permit surface mount soldering (avoid wave solder) using FPiP technique
- External hold-up capacitor footprint much smaller than other solutions currently available on the market

## **Safety Features**

- 2250V, 30 MΩ VRTN A/B to LOGIC GND and SHELF GND isolation
- UL 60950-1:2007
- CAN/CSA-C22.2 No. 60950-1:2007
- EN60950-1/A1:2010




**Mechanical Diagram** 


Input:34-75 V Outputs:3.3 V & 5.0 V Current:12A

Package:Quarter-brick

# Top View



## Side View



### **NOTES**

- 1) All Pins are 0.040" (1.02 mm) diameter with 0.080" (2.03 mm) diameter standoff shoulders.
- 2) Other pin extension lengths available. Recommended pin length is 0.03" (0.76 mm) greater than the PCB thickness.
- 3) All Pins: Material Copper Alloy Finish - Matte Tin over Nickel plate
- 4) Undimensioned components are shown for visual reference only.
- 5) All dimensions in inches

Tolerances: x.xx +0.02"

x.xxx +0.010"

- 6) Weight: 1.2 oz (34 g) typical
- 7) Workmanship: Meets or exceeds IPC-A-610C Class II
- The flanged pins are designed to permit surface mount soldering (allowing to avoid the wave soldering process) through the use of the flanged pin-in-paste technique.
- \* Pins 10, 11, and 12 are only available on the full feature version. See the ordering page for more information.
- \*\* Single resistor connected externally to LOGIC\_GND selects the three least significant bits of I2C Address "0101xxx".

#### **PIN DESIGNATIONS**

Pin No.		Function
1	-48V_A	Negative A Feed (Externally Fused)
2	-48V_B	Negative B Feed (Externally Fused)
3	VRTN_A	Positive A Feed (Externally Fused)
4	VRTN_B	Positive B Feed (Externally Fused)
5	ENABLE_A	Enable A Input (Externally Fused)
		(Short Pin Tied to VRTN_A on Backplane)
6	ENABLE_B	Enable B Input (Externally Fused)
		(Short Pin Tied to VRTN_B on Backplane)
7	SHELF_GND	Shelf Ground
8	5.0V	5.0V (Relative to LOGIC_GND)
9	3.3V	3.3V (Relative to LOGIC_GND)
10	I2C_ADR	I2C Address Input *
		(Connect External Resistor to LOGIC_GND) **
11	I2C_DAT	I2C Data (Relative to LOGIC_GND) *
12	I2C_CLK	I2C Clock (Relative to LOGIC_GND) *
13	LOGIC_GND	Logic Ground
14	ALARM	Isolated A/B Feed Loss or Open Fuse Alarm
		(Relative to LOGIC_GND)
15	-48V_OUT	Negative Output to Payload Power Converter
16	HU_TRIM	Hold-Up Voltage Trim
		(Connect External Resistor to -48V_OUT)
17	VRTN_OUT	Positive Output to Payload Power Converter
18	HU_CAP	Positive Connection to Hold-Up Capacitor
		(Negative Connection to -48V_OUT)

Package:Quarter-brick

# **IQ65033QGA12 Electrical Characteristics**

Specifications subject to change without notice. Specifications in bold are guaranteed by design over the temperature range -40° to 125°C.

Parameter	Min.	Тур.	Max.	Units	Notes & Conditions
ABSOLUTE MAXIMUM RATINGS					
Input Voltage					
Continuous	-1		-75	V	Limited by internal TVS zener diode
Transient			-100	V	1ms transient, square wave
Reverse Polarity			+75	V	No damage, low current, output diode clamped
Isolation Voltage					
(VRTN_A/B to LOGIC_GND)			2250	V	
(VRTN_A/B to SHELF_GND)			2250	V	
Operating Temperature	-40		100	°C	Subject to thermal derating; see Figures 1 & 3
Storage Temperature	-55		125	°C	, , , , , , , , , , , , , , , , , , ,
Hold-up Capacitor Voltage (Relative to -48V_OUT)			100	V	
-48V DUAL FEED INPUT CHARACTERISTICS					
Input Voltage Range	-34	-48	-75	V	Subject to the Threshold Protocol used
Operating Current			12	А	25°C 950 LFM, Vin = -48V; see Figure 1
Disabled Input Current below Turn-Off Threshold		20	30	mA	J. T.
Enabled No-Load Input Current		40	70	mA	Vin = -48V
Internal Input Filter Capacitance (Not Hot-Swapped)		18	22	μF	Should be precharged by resistors to EARLY_A/B pins
Recommended EARLY_A/B Resistors		100		Ω	Surge rated 2010 case size (KOA SG73 series or equiv.)
Recommended Input Fuses		200	15	A	Sange rated 2020 case size (nervoers series or equity)
3.3V ISOLATED MANAGEMENT POWER			10		
Startup Delay					Time from ENABLE_A/B to 3.3/5.0Vout
At 36Vin		0.43	0.5	s	Time from Ervibee_, yb to sisy sio vode
At 48Vin		0.31	0.5	s	
At 75Vin	0.15	0.20		s	
Turn-On Rise Time	1	5	20	ms	0% to 90%; see Figure 10
Input Under-Voltage Lockout	_		20	1113	0 70 to 50 70, see Figure 10
Turn-On Voltage Threshold (ETSI)	-25.5	-26.5	-28.0	V	At Mangement Power Converter input;
Turn-Off Voltage Threshold (ETSI)	-24.0	-26.0	-27.5	V	see Figure A; overridden by enable
Total Output Voltage Range	3.170	3.350	3.430	V	Including line, load, sample, life, and temp
Output Voltage Range Output Voltage Ripple and Noise	3.170	3.330	3.730	V	See Figure 12
Peak-to-Peak		40	75	mV	Full load, 10µF ceramic, 500MHz bandwidth
RMS		16	30	mV	"
	0	10	3.6	A	Cubicat to thermal devotings are Figures 1 9, 2
Operating Output Current Range		E A			Subject to thermal derating; see Figures 1 & 3
Output DC Current-Limit Inception	3.9	5.4 1.5	6.9	A V	Initiates hiccup mode
Current Limit Shutdown Voltage		130			Vin = -48V
Hiccup Mode Restart Time		130	10	ms	-
Back-Drive Current			10	mA	Negative current drawn from output source
Maximum Output Capacitance	200	220	1000	μF	Management
Switching Frequency	200	220	240	kHz	Management power converter
Over-Voltage Protection Setpoint	4.10	4.33	4.55	V	
5.0V POWER (Derived From 3.3V Converter)	4.00.1	F 00	F 30		To shedden the stand around 195
Total Output Voltage Range	4.80 1	5.00	5.20	V	Including line, load, sample, life, and temp
Operating Output Current Range	0	400	150	mA	T   10   10   10   10   10   10   10   1
Short Circuit Current		400		mA	Independent Thermal Protection
Back-Drive Current			1	Ω	Negative current drawn from output source
Maximum Output Capacitance	I		1000	μF	

Product # IQ65033QGA12 Phone 1-888-567-9596 www.syngor.com Doc.# 005-0006070 Rev. B 09/06/2012 Page 3

Package:Quarter-brick

# **IQ65033QGA12 Electrical Characteristics (continued)**

Specifications subject to change without notice. Specifications in bold are guaranteed by design over the temperature range -40° to 125°C.

Parameter	Min.	Тур.	Max.	Units	Notes & Conditions
DUAL ENABLE INPUT CHARACTERISTICS					
ENABLE_A/B Threshold					
ETSI	32.0	34.0	36.0	V	II .
Current Drain per Enable Pin (Vin = -75V)			0.36	mA	
-48V OUTPUT					
Efficiency					No load on 3.3V/5.0V outputs, Vin = -48V
400W Output Power	97.7	98.2			
300W Output Power	98.0	98.5			
Equivalent Resistance from Input Feed		80	140	mΩ	
Recommended External Output Filter Capacitance	80	100	270	μF	See Note 2
Hot-Swap Startup Ramp dv/dt	180	230	280	V/s	
Output Voltage Delay		250	650	ms	No load; depends on external cap.; see Figure 5
Output Current Limit (Turns Off Hot-Swap Momentarily)	34	40	46	Α	Hold-up still active
Input dv/dt Limit (Turns Off Hot-Swap Momentarily)		50		V/ms	"
Short Circuit Duration to Initiate Hiccup Mode		2		ms	
Restart Time Hiccup Mode	1.8	2	2.2	S	
INPUT ORING					
ORing MOSFET Turn On Current	0.4	1	2.4	Α	
ORing MOSFET Turn Off Current	0.1	0.4	1.1	А	
ORing MOSFET Current Hysteresis	0.3	0.6	1.3	Α	
Turn On Time		600		μs	
Turn Off Time		0.25		μs	
HOLD-UP CAPACITOR INTERFACE					
Hold-up Capacitor Trim Range	50	90	95	V	Can be set either above or below input voltage
Hold-up Capacitor Charge Accuracy	87.2	90.0	95.0	V	2.49kΩ external trim resistance, 1% 100ppm/ □C
External Hold-up Voltage Trim Resistor Power Dissipation			160	μW	
Hold-up Capacitor Charge Current		40		mA	
Switching Frequency	405	450	495	KHz	Hold-up power converter
-48V_OUT Threshold					See Note 3
To Arm Hold-up Connect (ETSI)	-32.4	-34.5	-36.4	V	At VRTN_OUT w.r.t48V_OUT; see Figure A
To Initiate Hold-up Connect (ETSI)	-32.4	-34.5	-36.4	V	п
dV/dt on Hold-up Connect		80		V/ms	
Duration of Hold-up Connect		0.1		s	See Note 4
Delay Before Hold-up Connect is (Re)Armed		2		S	48V output still enabled
Hold-up Capacitor Discharge Resistance	1.55	1.65	1.75	kΩ	·
Maximum Hold-up Capacitance			3300	μF	Yields 55ms (200 W at 90 V cap charge)
ISOLATED ALARM OUTPUT (ALARM = HIZ) <sup>5</sup>					
Input A/B Feed Voltage Alarm Threshold	36.4	38.4	40.4	V	At input feed voltage -48V_A/B; see Figure A
Open Circuit Voltage		40		V	
On-State Voltage		0.2	0.4	V	At 50mA
On-State Transistor Collector Current		50		mA	
Off-State Transistor Collector Current		1		μΑ	

Note 1: If the 5.0 V load current exceeds 100 mA, up to 200 mV of additional voltage drop is possible on the 5.0 V output.

Note 2: Maximum DC load at startup is 50 mA. Full load can be applied 700 ms after enable or 400 ms after the management power is up and running.

Note 3: Hold-up operation with Vin < 43 V not required by ATCA specification.

Note 4: 48 V output does not recover after hold-up event unless input is above Arm Hold-up threshold.

Note 5: Does not inhibit 48 V output and is non-latching.

Product # IQ65033QGA12 Phone 1-888-567-9596 www.syngor.com Doc.# 005-0006070 Rev. B 09/06/2012 Page 4



Package:Quarter-brick

# **IQ65033QGA12 Electrical Characteristics (continued)**

Specifications subject to change without notice. Specifications in bold are guaranteed by design over the temperature range -40° to 125°C.

Parameter	Min.	Тур.	Max.	Units	Notes & Conditions
I <sup>2</sup> C DATA REPORTING INTERFACE					
Maximum Clock Rate		100	400	kHz	Clock stretching happens at the maximum rate
Measurement Error					
Feed Voltage A/B			±3	%	
Holdup Voltage			±3	%	
-48V_OUT Current			±3	%	
Temperature			±3	°C	
OVER-TEMPERATURE PROTECTION					
Shutdown Point		135		°C	Clock stretching happens at the maximum rate
Restart Hysteresis		10		°C	Automatic restart
RELIABILITY CHARACTERISTICS					
Calculated MTBF (Telcordia)		3.6		10 <sup>6</sup> Hrs.	TR-NWT-000332; 80% load,300LFM, 40°C Ta
Calculated MTBF (MIL-217)		3.27		10 <sup>6</sup> Hrs	MIL-HDBK-217F; 80% load, 300LFM, 40°C Ta
Field Demonstrated MTBF					See website for details
TEMPERATURE LIMITS FOR POWER DERATING	CURVES				
Semiconductor Junction Temperature			125	°C	Package rated to 150°C
Board Temperature			125	°C	UL rated max operating temp 130°C
Transformer Temperature			125	°C	See Figure 3 for derating curve

Parameter	Notes & Conditions
STANDARDS COMPLIANCE	
UL 60950-1:2007	Basic insulation
EN60950-1/A1:2010	
CAN/CSA-C22.2 No. 60950-1:2007	

Note: An external input fuse must always be used to meet these safety requirements. Contact SynQor for official safety certificates on new releases or download from the SynQor website.

Parameter	# Units	Test Conditions
<b>QUALIFICATION TESTING</b>		
Life Test	32	95% rated Vin and load, units at derating point, 1000 hours
Vibration	5	10-55 Hz sweep, 0.060" total excursion, 1 min./sweep, 120 sweeps for 3 axis
Mechanical Shock	5	100g minimum, 2 drops in x, y and z axis
Temperature Cycling	10	-40 °C to 100 °C, unit temp. ramp 15 °C/min., 500 cycles
Power/Thermal Cycling	5	Toperating = min to max, Vin = min to max, full load, 100 cycles
Design Marginality	5	Tmin-10 °C to Tmax+10 °C, 5 °C steps, Vin = min to max, 0-105% load
Humidity	5	85 °C, 95% RH, 1000 hours, continuous Vin applied except 5 min/day
Solderability	15 pins	MIL-STD-883, method 2003



# **Technical Specification**

Input:34-75 V
Outputs:3.3 V & 5.0 V
Current:12A

Package:Quarter-brick




Figure 1: -48V output (maximum power) derating curves vs. ambient air temperature for airflow rates of 100 LFM through 400 LFM with air flowing across the converter from pin 7 to pin 1 (48 Vin, 3.3V mgmt power output @ 1.5 A).




Figure 3: 3.3V output (maximum power) derating curves vs. ambient air temperature for airflow rates of 100 LFM through 400 LFM with air flowing across the converter from pin 7 to pin 1 (48 Vin, main output power output @ 4 A).




Figure 5: 48V hot-swap turn-on transient (100uF electrolytic filter capacitor CF). Top trace: VRTN\_OUT w.r.t. -48V\_OUT (20V/div), Bottom trace: Input Feed Current (1A/div).




Figure 2: Thermal plot of converter at 8.0A load current from -48V output (384W) with 55°C air flowing at the rate of 200 LFM. Air is flowing across the converter from pin 7 to pin 1 (48 Vin, 3.3V output @ 1.5 A).




Figure 4: Thermal plot of converter at 3.0A load current from 3.3V output (9.9W) with 55°C air flowing at the rate of 200 LFM. Air is flowing across the converter from pin 7 to pin 1 (48 Vin, -48V output @ 4 A).




Figure 6: 8.70ms zero volt transient (564uF electrolytic hold-up capacitor CH, 100uF electrolytic filter capacitor CF). Ch 1: Input Feed A/B Voltage (20V/div). Ch 2: VRTN\_OUT w.r.t. -48V\_OUT (20V/div). Ch 3: HU\_CAP w.r.t. -48V\_OUT (20V/div). Ch 4: 3.3V\_OUT (200mV/div).



# **Technical Specification**

Input:34-75 V
Outputs:3.3 V & 5.0 V
Current:12A
Package:Quarter-brick




Figure 7: Instantaneous input transient from 48V Feed A to 60V Feed B. Ch 1: Input Feed A Voltage (20V/div). Ch 2: Input Feed B Voltage (20V/div). Ch 3: VRTN OUT w.r.t. -48V\_OUT (20V/div). Ch 4: 3.3V\_OUT (200mV/div).




Figure 9: Power dissipation vs. 3.3V load current.




Figure 11: 3.3Vout response to a step-change in load current [50%-75%-50% of Iout(max): dI/dt = 1A/us]. Load capacitance: 10uF ceramic capacitor. Top trace: 3.3Vout (500mV/div). Bottom trace: Iout (1A/div).




Figure 8: Inductive Switching event on Feed A from 48V to 0V to TVS Zener clamping voltage. No load on -48V output. Ch1: Input Feed A Voltage (20V/div). Ch3: VRTN\_OUT w.r.t. -48V\_OUT (20V/div). Ch 4: 3.3V\_OUT (50mV/div).




Figure 10: Management Power turn on transient at 50% load (4ms/div). Load capacitance: 10uF ceramic capacitor. Ch 2: 3.3Vout (1V/div). Ch 3: 5.0Vout (1V/div).




Figure 12: 3.3Vout ripple at nominal input voltage at rated load current (20mV/div). Load capacitance: 10uF ceramic capacitor. Bandwidth: 500MHz.

Package: Quarter-brick

### FEATURE DESCRIPTIONS

Input ORing MOSFETs: ORing of dual -48V feeds is provided by four MOSFETs, which are individually controlled so as to operate as an ideal diode (see Figure A). If there is an input feed short of any kind, a control circuit will detect reverse current and turn off the MOSFET in 250ns (typ.), to avoid disturbing the other feed voltage. At zero current, the MOSFET is guaranteed to be off. In the case of a fuse failure, this triggers the ALARM output, due to an apparent input feed loss. Current hysteresis prevents limit cycling around the transition point between body diode and MOSFET conduction. Due to the 'Turn On Current' feature, at fixed Input-Voltages the Output Voltage will experience one or two Diode drops (0.6V or 1.2V) for currents at or below 'Turn On Current' thresholds.

ALARM Output: The ALARM pin gives an external indication of a fault condition. It is an isolated and buffered open-collector output, which is normally pulled low. In the presence of an input feed loss (which can be caused by a fuse failure), the ALARM output will be tri-stated.

External Input Fuse Failure Detection: At zero current, the input ORing MOSFETs are guaranteed to be off. In the case of a fuse failure, an on-board bleed resistor pulls the input feed voltage down. This triggers the ALARM output due to an apparent input feed loss. There are two main down-sides to this approach. First, there is no way to distinguish between a feed loss and a fuse failure. Second, an enable fuse loss is not detected, since the enables are diode OR'd.

The full featured version of the iQor offers additional data reporting that makes full fuse detection possible. Among other data, each feed voltage and each enable voltage is reported through the I<sup>2</sup>C port. These voltages can be compared with the voltages reported by the shelf manager to determine whether any board fuse is blown.

Input Enable: The ENABLE\_A/B signals connect to VRTN\_A/B on the backplane via the shortest pins in the zone 1 connector. They are the last pins to mate during board insertion, and the first to disconnect during board extraction. The ENABLE\_A and ENABLE\_B signals are diode-ORed together which lets either signal enable the module. Whenever both ENABLE pins are open, the hot-swap switch is opened. This prevents -48V output power from being drawn though the EARLY pre-charge resistors.




Figure A: Internal Block Diagram



Package:Quarter-brick




Figure B: Sudden Loss of Input Power

The ENABLE signals also control the management power. On board insertion, the management power remains off until at least one of ENABLE\_A/B is connected. On board extraction, the management power is disabled at the end of the 100ms hold-up period, and remains off until ENABLE\_A/B is reconnected. This prevents the IPMI controller from reading an invalid hardware address when a board is partially inserted. Management power flows through the EARLY pre-charge resistors for a maximum of 100ms, which provides a margin similar to the pre-charge event in terms of resistor safe-operating-area.

**EARLY Precharge Resistors:** The EARLY\_A/B signals connect to the longest pins in the zone 1 power connector, and therefore first to mate during board insertion. External resistors connected between these signals and -48V (A and B) allow the relatively small EMI filter capacitance to be pre-charged before the main power pins make contact. A 100W surge rated 2010 case size resistor is recommended (KOA SG73 series or equivalent).

**Hot Swap - Thermal Shutdown:** To protect the unit from damage in an abnormal thermal environment, the hot-swap switch will be disabled when the thermal sensor temperature rises above the turn-off threshold. The switch will be automatically enabled again when the temperature goes below the turn-on threshold. The management power remains on during an over-temperature condition.

The full featured version of the iQor reports the actual temperature through the  $I^2C$  port.




Figure C: Gradual Loss of Input Power



Input:34-75 V
Outputs:3.3 V & 5.0 V
Current:12A
Package:Quarter-brick

**Hot Swap - Over-Current Protection:** If the -48V output current rises above the current limit threshold, the hot-swap switch will be disabled, and will immediately enter another soft-start sequence. If an output short is detected, the hot-swap switch will be disabled and will enter a hiccup mode of operation with automatic restart.

The full featured version of the iQor reports actual output current through the  $\rm I^2C$  port.

**Hot Swap - Transient Suppression:** Input transient events can occur if there is a short on an adjacent board or backplane. The short builds up a large current in the wiring inductance, and when a fuse blows, the voltage behind the fuse spikes very quickly. This can cause a loss of redundancy since many other boards could be exposed to this spike.

The iQor unit conditions the -48V output, providing for seamless ride-through of input voltage transients. If the positive dV/dt of the input voltage is too high, the hot-swap switch will be disabled and will immediately enter another soft-start sequence. This limits the dV/dt seen on the -48V output, which prevents the 12V payload power converter from having such a large glitch on its output that it shuts down. The -48V output hold-up function remains active throughout, in case the hot-swap switch is forced off for too long.

**Passive Transient Suppression:** Each input feed has a dedicated internal bidirectional TVS zener diode, rated for a minimum clamp voltage of 77.8V at 1 mA. A TVS diode short due to electrical overstress will not disable the iQor module: a fuse will open, and the module can continue to run from the other feed.

**External Hold-up Capacitor Charge:** A current controlled DC-DC converter charges the external hold-up capacitor to a voltage of 50V-95V, set by an external resistor. The charge voltage can range either above or below the input feed voltage. Constant current charging takes place whenever the hot-swap switch is enabled.


**Hold-up Capacitor Connect:** When the hot-swap switch is enabled, 2 seconds are allocated to charge the hold-up capacitor. After this time, a comparator is armed, which connects the hold-up capacitor to the -48V output should the output ever drop below the given connect threshold. A current limit circuit protects against damage during a short circuit condition. A dV/dt limit circuit regulates the hold-up connect switch turn-on speed. When the comparator is tripped, the hold-up connect switch remains closed for 100ms, is off for 2 seconds to allow the hold-up capacitor to recharge, and then is automatically rearmed (if the output voltage is above the given arm threshold).

**Hold-up Capacitor Discharge:** Whenever the hot-swap switch is disabled, an internal resistor bank is connected across the hold-up capacitor. This is intended to reduce the voltage on the hold-up capacitor below 60V within 1 second.

**Management Power:** An isolated management power converter delivers both 3.3V and a low power 5.0V relative to LOGIC\_GND. Overcurrent protection operates in constant current with a hiccup mode if the output voltage drops too far. Output over-voltage circuitry is included with a redundant reference and optocoupler.

The events from power up to availability of output voltage and full payload current are illustrated in the timing diagram shown in Figure D.

**Hot Swap – Shutdown Timing:** In the event of a sudden loss of input voltage (see Figure B), a hold-up event will be triggered. When the output voltage (plus a diode drop for the hot-swap body diode) decays to the management power under-voltage turn-off threshold, the main -48V output and the 3.3V/5.0V outputs will shut down simultaneously.



• Power up inrush duration is typical with Early mate resistor of 100 Ohms.

Figure D: Power up (Board insertion) timing diagram

In the event of a gradual loss of input voltage (Fig. C), the main -48Vout will shut down 100ms after the beginning of the hold-up event. The -48Vout will enter a hiccup mode of operation for input voltages below the Hold-up Arm Threshold. Management power will continue to run until the input voltage (plus 0V to 1.2V for the ORing MOSFETs) decays to the management power under-voltage turn-off threshold.




Figure E: Hold-up Time (ms) vs. Hold-up Capacitance (µF) at Hold-up Charge Voltages of 70V, 80V, and 90V (see Equation A). The AdvancedTCA hold-up time requirement is at most 8.70ms (solid horizontal line). The capacitor tolerance is not factored into this result. Error bars indicate the worst case range of hold-up time for a given hold-up capacitance.



# **Application Section**

Input:34-75 V Outputs:3.3 V & 5.0 V Current:12A

Package:Quarter-brick

#### **EXTERNAL HOLD-UP CAPACITOR SELECTION**

 $C_{\rm H}$  is the hold-up capacitance (electrolytic capacitors typically have a  $\pm 20\%$  tolerance):

$$C_{H} = \frac{2t_{H}P_{H}}{V_{H}^{2}, V_{U}^{2}}$$
 Equation A

Typically a strong function of VH (see Figure E).
The ATCA specification requirement is 8.70ms (see Figure F).

Where:

 $V_H$  = hold-up capacitor charge voltage.

 $v_U^H$  = minimum operating voltage on the 48V output; the greater of the under-voltage lockout threshold of the payload power converter, and the under-voltage lockout threshold of the management power converter.

 $\textit{t}_{\textit{U}} = \text{time from when the highest input feed voltage drops below } \textit{V}_{\textit{F}}, \text{ to the time when the highest input feed voltage rises above } \textit{V}_{\textit{U}}.$ 

 $V_{\rm\scriptscriptstyle F}$  = voltage at which the hold-up capacitor is engaged.

P<sub>H</sub> = power drawn from the hold-up capacitor, the sum of the input power of the payload power converter, and the input power of the 3.3V mgmt power converter (see Figure 9):

$$P_{H} = \frac{P_{out 12V}}{\eta_{12V}} + P_{IN 3.3V} \qquad Equation A$$

 $P_{out12V}$  = output power delivered by the payload converter.

 $\eta_{12V}$  = efficiency of the 12V payload converter.

 $P_{W33V}$  = output power delivered by the payload converter.

### **EXTERNAL HOLD-UP CAPACITOR VOLTAGE RATING**

Operating electrolytic capacitors near their voltage rating does not significantly affect their reliability, as it does with tantalum or ceramic type capacitors. The operating life of electrolytic capacitors is primarily determined by the capacitor internal temperature. The capacitor lifetime roughly doubles for every 10°C reduction in internal temperature. SynQor recommends running 100V rated electrolytic capacitors at 90V, which dramatically increases hold-up time for a given capacitor volume (see Figure E). A built-in circuit automatically discharges the hold-up capacitor when the input voltage is removed.




Figure F: The PICMG 3.0 R2.0 AdvancedTCA Base Specification requires continuous operation through a zero-volt transient, lasting 5ms (Section 4.1.2.2). However, this is not a square wave: the voltage starts at a minimum amplitude of -43V, falls at 50V/ms, remains at 0V for 5ms, and then rises at 12.5V/ms. At the worst case values of the hold-up connect threshold and the management power under-voltage lockout threshold, the required hold-up time is 8.70ms

#### **EXTERNAL HOLD-UP TRIM RESISTOR SELECTION**

 $R_{\tiny trim}$  is the external hold-up trim resistance for a given desired nominal hold-up capacitor charge voltage ( $V_{\tiny HII}$ ) (see Figure G):

$$R_{trim} = \left(\frac{500,000}{V_{HU-50,0}} - 10,000\right) \Omega \qquad Equation C$$




Figure G: Plot of Equation C, used to choose the external trim resistor value based on the desired Hold-up Capacitor charge voltage. Error bars indicate the worst case range of charge voltage for a given external trim resistor value (assumes 1%, 100ppm for external trim resistor tolerance). Worst case calculation over temp range -40°C to 125°C.



Package:Quarter-brick

## **FULL FEATURE APPLICATION NOTES**

I<sup>2</sup>C Data Reporting Interface: Available on the full feature version of the module, the iQor I<sup>2</sup>C Serial Interface monitors 5 analog parameters and 6 status bits. The actual analog parameter values are calculated by multiplying by the specified scaling factors (see Table 1). The status bits are interpreted in Table 2. The initial value of all registers is zero. Data in the registers begins updating 300 ms after management power startup, and continues updating at approximately 100 ms intervals during steady-state operation. All registers are updated simulatneously.

I2C Protocol: Reading from any internal register of the iQor monitor requires that an internal (pseudo) register, Data\_Pointer, be initialized prior to reading (see Figure I).

Data\_Pointer is write-only. It is written from the second byte of any I2C WRITE message (the first byte is the 7 bit  $I^2C$  Address and the  $R\sqrt{W}$  bit). Subsequent data bytes in a WRITE message (3rd Byte and beyond) only increment Data\_Pointer.

Any READ message will return the value of the internal register referenced by Data\_Pointer and increments Data\_Pointer by one. For instance, if the master acknowledges (AK), the next internal register referenced by Data\_Pointer will be returned and Data\_Pointer will be incremented by one. This process is repeated until the master does not acknowledge (NACK) and issues a STOP bit.

Data\_Pointer is an 8bit value. It is initialized to 00h at reset, and after reaching FFh, it will not overflow.

Writing to registers not defined in Table 1 has no effect. Reading from these undefined registers will return 00h. In both cases Data\_Pointer is incremented.

Data_ Pointer Value	Parameter	Description	Scaling Factor
1Eh	Status Bits	Digital Signals (see Table 2)	N/A
1Fh	HU_CAP	Voltage between HU_CAP and -48V_OUT	0.398 V/bit
21h	-48V_Current	-48Vout Current	0.094 A/bit
22h	-48V_A	Voltage between VRTN_A and -48V_A	0.325 V/bit
23h	-48V_B	Voltage between VRTN_B and -48V_B	0.325 V/bit
28h	Temperature	Average Unit Temperature	(1.961 °C/bit) – 50 °C

Table 1: Internal register memory map.




Figure H: Application Diagram



# **Application Section**

Input:34-75 V
Outputs:3.3 V & 5.0 V
Current:12A
Package:Quarter-brick

1)	START fransmission.
2)	Send 56h (addresses unit for writing, given address 56h was
	selected as shown in Table 4).

3) Send 22h (loads 22h into Data\_Pointer).

Example from the point of view of the I<sup>2</sup>C Master:

- 4) STOP transmission.
- 5) START next transmission.
- 6) Send 57h (addresses unit for reading).
- 7) Unit will respond with the value of -48V\_A (register 22h as shown in Table 1).
- 8) ACK (Data\_Pointer is automatically incremented to 23h).
- 9) Unit will respond with the value of -48V\_B (register 23h).
- 10) NACK.
- 11) Stop Transmission.

# I<sup>2</sup>C Address structure:

7 bit I2C Address + R/W bit

Four bits are fixed (0101), three bits (xyz) are variable, and the least-significant bit is the read/write bit.

8 bit I <sup>2</sup> C Address				
0 1 0 1	x v z *	R/W		

Table 3: I'C address structure.

**1°C Address selection:** The three bits (xyz) of the 1°C Address are set with a single external resistor from the 12C\_ADR (pin 10) to LOGIC\_GND (pin 13). The 8 possible addresses are shown in Table 4 with the respective resistance values.

External programm	C Address Selection	
I <sup>2</sup> C address for write (R/W = 0)	xyz from Table 3	R (Ω)
5Eh	111	Open
5Ch	110	100000
5Ah	101	40200
58h	100	20000
56h	11	10000
54h	10	4020
52h	1	2000
50h	0	Short

Table 4: PC address selection.

#### **PCB** layout

Connections to the address selection resistor must follow the Kelvin method to minimize effects of DC offsets and ripple/noise present in the general GND. The interconnection between Digital GND and Power GND or GND plane should also be in such a way that noise is not coupled to the address selection circuitry. See Figure J





Figure J: Resistor Diagram



*Table 2:* The status byte represents 6 different digital signals and their digital state. Note: 1) Bit0 □ LSb, Bit7 □ MSb

**I<sup>2</sup>C Protocol:** Reading from any internal register of the iQor monitor requires that an internal (pseudo) register, Data\_Pointer, be initialized prior to reading (see Figure I).

Data\_Pointer is write-only. It is written from the second byte of any  $I^2C$  WRITE message (the first byte is the 7 bit  $I^2C$  Address and the  $R\sqrt{W}$  bit). Subsequent data bytes in a WRITE message (3rd Byte and beyond) only increment Data\_Pointer.

Any READ message will return the value of the internal register referenced by Data\_Pointer and increments Data\_Pointer by one. For instance, if the master acknowledges (AK), the next internal register referenced by Data\_Pointer will be returned and Data\_Pointer will be incremented by one. This process is repeated until the master does not acknowledge (NACK) and issues a STOP bit.

Data\_Pointer is an 8bit value. It is initialized to 00h at reset, and after reaching FFh, it will not overflow.

Writing to registers not defined in Table 1 has no effect. Reading from these undefined registers will return 00h. In both cases Data\_Pointer is incremented.





Figure 1: Typical 12C read transmission. Note: S = START, W = WRITE, R = READ, AK = acknowledged, NACK = NOT acknowledged, P = STOP. Clear boxes originate in the 12C Master and shaded boxes originate in the 12C Slave.

#### PART NUMBERING SYSTEM

The part numbering system for SynQor's dc-dc converters follows the format shown in the example below.



The first 12 characters comprise the base part number and the last 3 characters indicate available options. The "-G" suffix indicates 6/6 RoHS compliance.

## **Application Notes**

A variety of application notes and technical white papers can be downloaded in pdf format from our website.

**RoHS Compliance:** The EU led RoHS (Restriction of Hazardous Substances) Directive bans the use of Lead, Cadmium, Hexavalent Chromium, Mercury, Polybrominated Biphenyls (PBB), and Polybrominated Diphenyl Ether (PBDE) in Electrical and Electronic Equipment. This SynQor product is 6/6 RoHS compliant. For more information please refer to SynQor's RoHS addendum available at our RoHS Compliance / Lead Free Initiative web page or e-mail us at rohs@synqor.com.

## **Contact SynQor for further information:**

<u>Phone</u>: 978-849-0600 <u>Toll Free</u>: 888-567-9596 Fax: 978-849-0602

<u>E-mail</u>: power@synqor.com <u>Web</u>: www.synqor.com <u>Address</u>: 155 Swanson Road

Boxborough, MA 01719

USA

## **ORDERING INFORMATION**

The tables below show the valid model numbers and ordering options for converters in this product family. When ordering SynQor converters, please ensure that you use the complete 15 character part number consisting of the 12 character base part number and the additional 3 characters for options. Add "-G" to the model number for 6/6 RoHS compliance.

Model Number	Input Voltage	MGMT Power	Max Output Current
IQ65033QGA12xyz-G	34-75 V	3.3V & 5.0V	12A

The following options must be included in place of the  $w \times y \times z$  spaces in the model numbers listed above.

Options Description: x y z			
Threshold Protocols	Pin Style	Feature Set	
E - ETSI	K - 0.110" N - 0.145" R - 0.180" Y - 0.250"	S - Standard F - Full Feature	

Not all combinations make valid part numbers, please contact SynQor for availability. See the  $\frac{Product\ Summary\ web\ page}{Product\ Summary\ web\ page}$  for more options.

#### **PATENTS**

SynQor holds the following U.S. patents, one or more of which apply to each product listed in this document. Additional patent applications may be pending or filed in the future.

5,999,417	6,222,742	6,545,890	6,577,109	6,594,159	6,731,520
6,894,468	6,896,526	6,927,987	7,050,309	7,072,190	7,085,146
7,119,524	7,269,034	7,272,021	7,272,023	7,558,083	7,564,702
7 765 687	7 787 261	8 023 290	8 149 597		

#### Warranty

SynQor offers a three (3) year limited warranty. Complete warranty information is listed on our website or is available upon request from SynQor.

Information furnished by SynQor is believed to be accurate and reliable. However, no responsibility is assumed by SynQor for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SynQor.

Product # IQ65033QGA12 Phone 1-888-567-9596 www.syngor.com Doc.# 005-0006070 Rev. B 09/06/2012 Page 14