

The AC couping capacitors near the SMA connector are optional in case one wants to experiment. The layout should allow for some copper nearby connected to ground so experiments with a choke are possible. If not in use 0 ohm resistors should be fitted.

#### Fault Pin Straps

## Conn\_02x06\_Odd\_Even GND

# J14 Conn\_02x06\_0dd\_Even

ID Straps


Fault pin straps allow setting fixed fault values. The switch attached to PWR\_FLTO provides a convenient way to cause fault interrupts during integration tests. The header allows reuse of these pins for alternative prototyping.

The FPGA should use programmable pull-up/pull-down on these poins if required.

ID straps allow setting the desired value. The header allows reuse of these pins for alternative prototyping.


See RFD 142 for currently allocated ID values. The FPGA should use programmable pull-up/pull-down on these pins if required.

#### CMD Bits Header



Command bits are exposed on a header for easy probing and/or alternative prototyping.

### CMDx LEDs




O FID1 Ignitionlet

O FID2 Fiducial

O FID3 Fiducial


#### Mechanical



The board assumes the width of two standard Ine board assumes the width of two standard 0.80" PMDD boards. J16 is intended for additional mechanical stability, but is connected to 117 as Type 1 interface, providing GPIOs for prototyping which for example can be wired to CDONE or FLASH\_RESET when connected to an appropriate host board.

Sheet: Config

#### Sheet: Power



Programming & Configuration

File: ignitionlet-config.sch


Oxide Computer Co.


Sheet: /

File: ignitionlet-power.sch

File: ignitionlet.sch

Title: Ignition Target Size: A3 Date: 2021-07-21 KiCad E.D.A. kicad (5.1.10-1-10\_14)





- FPGA as SPI Master (default)

The default operating mode for this board is with the FPGA acting as SPI master. Without anything driving SPLSS this signal is pulled high. On init (after PoR or asserting CRESET) the FPGA will sample this pin. With the pin pulled high it will resume its init sequence as SPI master. Consequently it will then assert SPLSS and drive SPLSCK, allowing it to read a bitstream from SPI flash and enter the user application.

- Program the SPI flash from IGNITION\_TARGET\_HDR

The second mode is to program the SPI flash via the IGNITION\_TARGET\_HDR using an FTDI USB programmer. The programmer will assert both SPL\_RESET and SPL\_SS, causing the FPGA to go/stay in reset while selecting the SPI flash as peripheral. The programmer then writes to SPI flash as normal.


#### - Program the FPGA SRAM from IGNITION\_TARGET\_HDR

The FTDI programmer can program the FPGA SRAM (or NVCM) directly if the user installs a jumper on the FPGA\_MODE signal. This will cause the SPI flash to remain in reset and ignore any SPI traffic white mux beteen the header and FPGA SPI port will switch the SDO/SDI lines appropriately. The programmer then asserts SPI\_SS while toggling SPI\_RESET. This causes the FPGA to (re-)initialize, sampling the SS pin, and initialize as SPI peripheral instead of master when it finds this signal low. The programmer then writes to the FPGA as per Lattice FPGA—TN—02001—3.2.

Holding the flash in reset can potentially be automated by connecting FLASH\_RESET to an additional GPIO pin on the programming adapter and modifying the (open source) programming software to assert this pin during the programming cycle. This may already be supported in software, but is not tested.

- Program the FPGA SRAM from PMOD\_2A

In the same way as stated above the PMOD header can be used to program the FPGA SRAM from an attached Gimletlet using software running on the SP. This mode assumes the SPI flash is disabled during programming, either using the described FLASH\_RESET jumper, or by connecting the FLASH\_RESET signal to an SP GPIO using a Dupont wire, allowing flash reset to happen under software control.



#### FPGA SPI Mode MUX

The SDI/SDO signals of the FPGA SPI port switch direction depending on whether the FPGA acts as controller or peripheral. U7 handles this reversal of the signals allowing the FPGA to be programmed by reading from the SPI flash, or by another controller. The logic is as follows:

 FPGA\_MODE
 1A
 2A


 H: SPI Master (default)
 SPI\_MOSI
 SPI\_MISO

 L: SPI Slave
 SPI\_MISO
 SPI\_MOSI

#### ColdBoot Header/Test Points

If the SPI flash is programmed with an appropriate ColdBoot applet and the FPGA boots in SPI Master mode, these headers can be used to select one of four bitstreams as defined in the applet.

See Lattice FPGA-TN-02001-3.2 for details.



Sheet: /Config/ File: ignitionlet-config.sch Title: Programming & Configuration Size: A3 Date: 2021-07-21 KiCad E.D.A. kicad (5.1.10-1-10\_14)