Ignition Target



TODO:

- Rework AUX_RX for alternative prototyping
- Pick LED and limit resisitor
- Rename Ignition header
- Remove VBUS power, assume the board is always powered using 12V

LVDS TX

The LVDS transmitter pair is implemented as per Lattice FPGA-TN-1253 using PIO pin pairs in Bank 3. The resistor values above were derived using the equations on p. 4 and the following assumptions:

Z0 = 50 ohm
VCCIO = 2.5V
V_OD = 0.35V
R_OUTPUT = 30 ohm

R_P = 2 * ((Z0 * VCCIO) / (VCCIO - (2 * V_OD)))
= 2 * (165 / 1.8)
= 139 ohm

R_S = ((Z0 * R_P / 2) / ((R_P / 2) - Z0) - R_OUTPUT
= (3472 / 19) - 30
= 149 ohm

The series resistor is broken into two pieces of 75 ohm each. The intend here is that one pin of a 100 mil header/ footprint is inserted between the two resistors. If done using a tight layout this via should add minimal disruption at the edge rates of these transmitters.

Inserting the via would allow for IO pin to be reused for alternative prototyping by not fitting the second series resistor, parallel resisitor and SMA connector, while using the first resistor footprint as slew liminiting resistor or for series termination.

One possible application of this alternative scheme is to allow the Ignition protocol to be carried using single ended LVCMOS signalling at 3.3V between this broad and an ECP5 dev board without requiring SMA connectors for the link partner. This would simplify initial prototyping work.

Fault Pin Straps



Fault pin straps allow setting fixed fault values. The switch attached to ROT_FLT provides a convenient way to cause fault interrupts during integration tests. The header allows reuse of these pins for alternative prototyping.

ID Straps



ID straps allow setting the desired value. The header allows reuse of these pins for alternative prototyping

See RFD 142 for currently allocated ID values.

CMD Bits Header



Command bits are exposed on a header for easy test probing and alternative prototyping.

Power Enable LED



Sheet: Power

Power

File: ignitionlet-power.sch

Sheet: Config

Programming & Configuration

File: ignitionlet-config.sch

Sheet: /		
File: ignitionlet.sch		
Title: Ignition Application		
Size: A3	Date: 2021-06-18	**Rev: 1**
KiCad E.D.A. kicad (5.1.10-1-10_14)		Id: 1/3

Fake Bus Bar



The Fake Bus Bar can take 5–12V from the barrel jack or 5V from VBUS, provided through the programming header. The three-pin jumper is deliberate as to avoid accidentally connecting both inputs.

JP1 is intended to allow disconnecting the barrel jack as well as injecting 12V from the Gimletlet using short Dupont wires. This allows both boards to be powered by a single supply.



The number of input/output capacitors was copied from the Gimlet implementation, which assumes a 54V input voltage. Given a smaller difference between VIN of this board and the output less may be required. The footprints are here to adjust/fix if needed.





JP3 allows VCCIO_3 to be configurable as 2.5V/3.3V.

If configured as 3.3V the LVDS TX resistors need to be adjusted for compliant diff swing.

2.5V: pins 1–2
3.3V: pins 2–3

Sheet: /Power/		
File: ignitionlet-power.sch		
Title: Power		
Size: A3	Date: 2021-06-18	**Rev: 1**
KiCad E.D.A. kicad (5.1.10-1-10_14)		Id: 2/3



Operating Modes

– FPGA as SPI master (default)

The default operating mode for this board is with the FPGA acting as SPI master. Without anything driving SPI_SS this signal is pulled high. On init (after PoR or asserting CRESET) the FPGA will sample this pin. With the pin pulled high it will resume its init sequence as SPI master. Consequently it will then assert SPI_SS and drive SPI_SCK, allowing it to read a bitstream from SPI flash and enter the user application.

– Program the SPI flash from IGNITION_TARGET_HDR

The second mode is to program the SPI flash via the IGNITION_TARGET_HDR using an FTDI USB programmer. The programmer will assert both SPI_RESET and SPI_SS, causing the FPGA to go/stay in reset while selecting the SPI flash as peripheral. The programmer then writes to SPI flash as normal.

– Program the FPGA SRAM from IGNITION_TARGET_HDR

The FTDI programmer can program the FPGA SRAM (or NVCM) directly if the user installs a jumper on the FLASH_RESET signal. This will cause the SPI flash to remain in reset and ignore any SPI traffic. The programmer then asserts SPI_SS while toggling SPI_RESET. This causes the FPGA to (re-)initialize, sampling the SS pin, and initialize as SPI peripheral instead of master when it finds this signal low. The programmer then writes to the FPGA as per Lattice FPGA-TN-02001-3.2.

Holding the flash in reset can potentially be automated by connecting FLASH_RESET to an additional GPIO pin on the programming adapter and modifying the (open source) programming software to assert this pin during the programming cycle. This may already be supported in software, but is not tested.

– Program the FPGA SRAM from PMOD_2A

In the same way as stated above the PMOD header can be used to program the FPGA SRAM from an attached Gimletlet using software running on the SP. This mode assumes the SPI flash is disabled during programming, either using the described FLASH_RESET jumper, or by connecting the FLASH_RESET signal to an SP GPIO using a Dupont wire, allowing flash reset to happen under software control.

Sheet: /Config/		
File: ignitionlet-config.sch		
Title: Programming & Configuration		
Size: A3	Date: 2021-06-18	**Rev: 1**
KiCad E.D.A. kicad (5.1.10-1-10_14)		Id: 3/3