



The AC couping capacitors near the SMA connector are optional in case one wants to experiment. The layout should allow for some copper nearby connected to ground so experiments with a choke are possible. If not in use 0 ohm resistors should be fitted.







If: 5mA Vf: 1.9V Rlim: ~300Ω

GND

GND



Oxide Computer Co. Sheet: / File: ignitionlet.kicad_sch Title: Ignition Target Date: 2021-07-21 KiCad E.D.A. kicad 7.0.0




Sheet: /Power/
File: ignitionlet-power.kicad_sch

Title: Power

Size: A3 Date: 2021-07-21 Rev: 2

KiCad E.D.A. kicad 7.0.0 Id: 2/3



The default operating mode for this board is with the FPGA acting as SPI master. Without anything driving SPL_SS this signal is pulled high. On init (after PoR or asserting CRESET) the FPGA will sample this pin. With the pin pulled high it will resume its init sequence as SPI master. Consequently it will then assert SPL_SS and drive SPL_SCK, allowing it to read a bitstream from SPI flash and enter the user application.

- Program the SPI flash from IGNITION_TARGET_HDR


The second mode is to program the SPI flash via the IGNITION_TARGET_HDR using an FTDI USB programmer. The programmer will assert both SPI_RESET and SPI_SS, causing the FPGA to go/stay in reset while selecting the SPI flash as peripheral. The programmer then writes to SPI flash as normal.

The FTDI programmer can program the FPGA SRAM (or NVCM) directly if the user installs a jumper on the FPGA_MODE signal. This will cause the SPI flash to remain in reset and ignore any SPI traffic while mux beteen the header and FPGA SPI port will switch the SDO/SDI lines appropriately. The programmer then asserts SPLSS while toggling SPI_RESET. This causes the FPGA to (re-)initialize, sampling the SS pin, and initialize as SPI peripheral instead of master when it finds this signal low. The programmer then writes to the FPGA as per Lattice FPGA-TN-02001-3.2.

Holding the flash in reset can potentially be automated by connecting FLASH_RESET to an additional GPIO pin on the programming adapter and modifying the (open source) programming software to assert this pin during the programming cycle. This may already be supported in software, but is not tested.

- Program the FPGA SRAM from PMOD_2A

In the same way as stated above the PMOD header can be used to program the FPGA SRAM from an attached Gimletlet using software running on the SP. This mode assumes the SPI flash is disabled during programming, either using the described FLASH_RESET jumper, or by connecting the FLASH_RESET signal to an SP GPIO using a Dupont wire, allowing flash reset to happen under software control.



FPGA SPI Mode MUX

The SDI/SDO signals of the FPGA SPI port switch direction depending on whether the FPGA acts as controller or peripheral. U7 handles this reversal of the signals allowing the FPGA to be programmed by reading from the SPI flash, or by another controller. The logic is as follows:


 FPGA_MODE
 1A
 2A

 H: SPI Master (default)
 SPI_MOSI
 SPI_MISO

 L: SPI Slave
 SPI_MISO
 SPI_MOSI

ColdBoot Header/Test Points

If the SPI flash is programmed with an appropriate ColdBoot applet and the FPGA boots in SPI Master mode, these headers can be used to select one of four bitstreams as defined in the applet.



Sheet: /Config/
File: ignitionlet-config.kicad_sch

Title: Programming & Configuration

Size: A3 Date: 2021-07-21 Rev: 2

KiCad E.D.A. kicad 7.0.0 Id: 3/3