

## CSE 436/536

### Digital Integrated Circuits

#### Assignment 3

**Due Date 09/12/2020 23:59**

In this assignment, using Magic Layout Tool you will design a 0.25um TSMC process standard cell library including:

- INV
  - NAND2
  - NAND3
  - NOR2
  - NOR3
  - XOR2
  - AOI22
  - MUX2x1
- ✓ Use as few Metal layers as possible.
  - ✓ All transistors must be at 2 lambda gate length.
  - ✓ The cells must be at same height (90 lambda).
  - ✓ The cells must as shrunked as possible.
  - ✓ Extract each cell in Magic and simulate in Spice to verify the functionality. Test all possible inputs for each cell.
  - ✓ Prepare a report as a manual for your library. In the report:
    1. Show the stick diagram for each cell.
    2. Put a small magic layout picture of each cell
    3. Put the transistor level schematic of each cell.
    4. Put the Spice simulation plots proving the functionality of each cell.
    5. Write down the size of each cell in lambdas.
  - ✓ Put your report, your magic layouts (.mag files), your spice extracted circuit decks (.cir files) into a zip file. Name your zip file as:

StudentName\_StudentSurname\_StudentId\_Assignment3.zip

Be careful in naming conventions. Otherwise you lose 10 points.