

Name:

ID#:

Question 1: [20pts] Design a combinational circuit with an input of a 3-bit binary number: $(xyz)_2$. The output is also a binary number that should be equal to 3 times the input. Design the circuit using NAND gates only. Completed (primed) variables are available.

x	y	z	a_4	a_3	a_2	a_1	a_0
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	1
0	1	0	0	0	1	1	0
0	1	1	0	0	1	0	1
1	0	0	0	1	1	0	0
1	0	1	0	1	1	1	1
1	1	0	1	0	0	1	0
1	1	1	1	0	1	0	1

a_0 : $\Rightarrow a_0 = z$

$z \rightarrow a_0$

a_1 : $\Rightarrow a_1 = y'z + yz'$

a_2 : $\Rightarrow a_2 = xy' + xz + x'yz'$

a_3 : $\Rightarrow a_3 = xy' + x'yz$

a_4 : $\Rightarrow a_4 = xy$

Name:

ID#:

Question 2: [30pts] Given a new flip flop (called XY-FF), with the following operational characteristics,

X	Y	Q(t+1)
0	0	0
0	1	0
1	0	Q'(t)
1	1	1

Using one XY-FF, design a RS-FF, using a minimum number of logic gates, complements of variables are available.

Char. table of RS-FF:

R	S	Q(t+1)
0	0	Q(t)
0	1	0
1	0	0
1	1	-

Excitation table of XY-FF

Q(t)	Q(t+1)	X	Y
0	0	0	X
0	1	1	X
1	0	*	*
1	1	1	1

$\rightarrow \begin{cases} 10 \\ 00 \end{cases} \text{ or } \begin{cases} X0 \\ 0X \end{cases}$


Circuit excitation table:

R	S	Q(t)	Q(t+1)	X	Y
0	0	0	0	0	X
0	0	1	1	1	1
0	1	0	0	1	X
0	1	1	1	1	1
1	0	0	0	0	X
1	0	1	0	*	*
1	1	0	1	X	X
1	1	1	1	X	X

→ Choose X0 for (**)

X: $\Rightarrow X = Q(t) + S$

Y: $\Rightarrow Y = R'$




Name: _____

ID#: _____

Question 3: [30pts] Design a synchronous sequential circuit using a minimum number of JK flip-flops and logic gates. The circuit has single input and single output. The output is 1 if any of the following bit sequences are encountered in the input: {101, 110, 111, 100} and 0, otherwise. The least significant bit appears first in time. After a 3-bit sequence is processed, the circuit should proceed with the next 3-bits (i.e. nonoverlapping operation). *Hint: The characteristic equation of a JK-FF is: $Q(t+1) = Q'(t)J + K'Q(t)$.*

State transition graph:



State function table

PS	NS		out	
	x=0	x=1	x=0	x=1
a	b	c	0	0
b	d	e	0	0
c	f	g	0	0
d	h	i	0	1
e	h	i	0	1
f	h	i	0	1
g	h	i	0	1

Reduced table

PS	NS		out	
	x=0	x=1	x=0	x=1
A	B	B	0	0
B	C	C	0	0
C	A	A	0	1

$S_1 = \{a, b, c\}$ $S_2 = \{d, e, f, g\}$
 $S_1 = \{h\}$ $S_2 = \{b, c\}$ $S_3 = \{d, e, f, g\}$
 A B C

PS	NS		out	
	x=0	x=1	x=0	x=1
00	01	01	0	0
01	10	10	0	0
10	00	00	0	1
11	xx	xx	x	x

$Q(t)$	$Q(t+1)$	J	K
0	0	0	x
0	1	x	1
1	0	x	1
1	1	0	x

x	PS		NS		J ₁ K ₁	J ₂ K ₂	out
	y ₁	y ₂	y ₁ ⁺	y ₂ ⁺			
0	0	0	0	1	0	x	0
0	0	1	1	0	1	x	0
0	1	0	0	0	x	0	0
0	1	1	x	x	x	x	x
1	0	0	0	1	0	x	0
1	0	1	1	0	1	x	0
1	1	0	0	0	x	1	1
1	1	1	x	x	x	x	x



$J_1 = y_2(t)$
 $K_1 = 1$
 $J_2 = y_1(t)$
 $K_2 = 1$
 $out = x y_1(t)$

Name:

ID#:

Question 4: [20pts] Given a function $f(x,y,z) = \Sigma(m_1, m_2, m_3, m_5, m_6)$

- Implement f using two AND, one OR and one NOT gates only. Complemented (primed) variables are **not** available, logic constants 0/1 are **not** available.
- Implement f using one OR and three INHIBIT gates only. Complemented (primed) variables are **not** available, logic constants 0/1 are **not** available. INHIBIT gate is defined as follows:



b)

$$f = y'z + x'y + z'y$$

