

# Gazi Üniversitesi Teknoloji Fakültesi Bilgisayar Mühendisliği Bölümü

### Sayısal Elektronik Devreler Laboratuvarı Ara Sınav Ödevi

-Ders notunda verilen uygulamalar

Hazırlayan Özgür Sadık Utku 181816072

### 1.HAFTA

#### 1.1 AND(VE) Kapisi

### Kod

```
module ozgur_andkapisi(

input a,

input b,


output y


;

and kapi (y,a,b);

endmodule
```

# RTL Şematik









#### 1.2 OR(VEYA) Kapisi


#### Kod

```
22 ;
23  module ozgur_orkapisi(
24  input A,
25  input B,
26  output Y
27  );
28  or kapisi(Y,A,B);
29  endmodule
```






# Similasyon Sonucu




# 1.3 NOT(DEĞİL) Kapısı

```
22 :
23  module ozgur_notkapisi(
24  input A,
25  output Y
26  );
27  not kapi(Y,A);
28  endmodule
```



# Şematik






# 1.4 NAND(VE DEĞİL) Kapısı

### Kod

```
22 |
23 | module ozgur_nandkapisi(
24 | input a,
25 | input b,
26 | output y
27 | );
28 | nand kapi(y,a,b);
29 | endmodule
30 |
```

### RTL Şematik








# 1.5 NOR(VEYA DEĞİL) Kapısı


### Kod

```
22 ;
23  module ozgur_norkapisi(
24  input A,
25  input B,
26  output Y
27  );
28  nor kapi(Y,A,B);
29  endmodule
```






## Similasyon Sonucu





### 1.6 XOR(ÖZEL VEYA) Kapısı

```
22 |
23 □ module ozgur_xorkapisi(
24 | input a,
25 | input b,
26 | output y
27 | );
28 | xor kapisi (y,a,b);
29 □ endmodule
```



# Şematik







#### 1.7 İki Girişten Fazla Girişe Sahip Kapı


### Kod

```
22 |
23  module ozgur_ucgirisliand(
24  input [2:0] giris,
25  output cikis
26  );
27  wire cikis;
28  assign cikis =giris[0]&giris[1]&giris[2];
29  endmodule
```

## RTL Şematik









#### 2.HAFTA

#### 2.1 Half Adder (Yarım Toplayıcı) Devreleri

```
22 !
23 - module ozgur_YarimToplayici(
24
         input a,
25
        input b,
26
        output toplam,
27
         output elde
28
29
         xor(toplam,a,b);
30 :
         and (elde, a, b);
31 endmodule
```



## Şematik







#### 2.2 Full Adder (Tam Toplayıcı) Devreleri-eksik

#### Kod

```
22 !
23 - module ozgur_TamToplayicii(
        input A,
25
         input B,
         input Cin,
        output toplam,
         output elde
        );
29
        wire t1, t2, t3;
30
        xor Ul(tl,A,B);
32
         xor U2 (toplam, tl, Cin);
         and U3(t2,Cin,t1);
         and U4(t3, A, B);
         or U5 (elde, t2, t3);
36 endmodule
```

### RTL Şematik









#### 3.HAFTA

#### 3.1 Half Subtractor (Yarım Çıkarıcı) Devreleri

```
module ozgur_YarimCikarici(
input a,
input b,
output fark,
output kalan
);
xor(fark,a,b);
assign kalan = (~asb);
endmodule
```



## Şematik







#### 3.2 Full Subtractor (Tam Çıkarıcı) Devreleri


#### Kod

```
22
23 - module ozgur_TamCikarici(
24
         input a,
25
         input b,
        input bin,
27
         output fark,
         output bout
29
        );
30
         assign fark= (a^b^bin);
         assign bout=(~asb) | (~asbin) | (bsbin);
31
32 endmodule
```

### RTL Şematik










### 4.HAFTA

#### 4.1 D Tipi Flip-Flop

```
23 - module ozgur_DFlipflop(
input [7:0] Din,
input clk,
input clear,
input clear,
input enable,
           input clear, input enable,
28
29
           output reg [7:0] Q
          );
always@(posedge clk)
if(enable)
30 (P)
31 (P)
32 (P)
           begin
33 🖨
           if (clear)
34
            Q<=0;
             else
36 🖨
            Q<=Din;
37 🖨
             end
38 endmodule
```









#### 4.2 JK Tipi Flip-Flop

```
23 🗇 module ozgur_JKFlipFlop(
24 !
         input J,
25
          input K,
26
         input clk,
27
          input reset,
28
         output q,
29
          wire w
30
         );
31
          assign w = (J_{\varepsilon} \sim q) \mid (\sim K_{\varepsilon}q);
32
          ozgur_DFlipflop dff(w,clk,reset,q);
33 endmodule
35 module ozgur_DFlipflop(Din,clk,reset,q);
         input Din,clk,reset;
37
         output reg q;
38 🖯
         always@(posedge clk)
39 🖨
        begin
40 🖯
              if (reset)
41
              q=1'b0;
42
              else
43 🗀
              q=Din;
44 🖒
          end
45 🗀
          endmodule
```



### Şematik







#### 5.HAFTA

#### 5.1 Up/Down Counter (Yukarı/Aşağı Sayıcı) Devresi

```
23 - module ozgur AsagiYukariSayici(
24 input clk,
25 ;
       input enable,
26
       input reset,
      input mode,
28 :
      output reg[7:0] count,
29
      output reg to
30 :
      );
31 🖨
      always@(posedge clk)
32 ;
      begin
33 🖨
      if(enable)
34 🗀
      begin
35 🖯
      if (reset)
36 🗇
      begin
37 :
      count=0; tc=0;
38 🖒
       end
39 ;
       else
       begin
40 🖨
41 🖯
       if (mode==0)
       begin
42 🖨
43
       count=count+1;
44 🖯
       if (count==255)
45
       tc=1;
46
       else
47 🖨
       tc=0;
48 🗀
       end
49
       else
50 🖨
       begin
51 :
       count=count-1;
52 🖨
       if (count==0)
53 ;
       tc=1;
54
       else
55 🗀
       tc=0;
56 🗁
       end
57 🖨
       end
58 🗀
       end
59 🖒
        end
60 endmodule
```









#### 6.HAFTA

#### 6.1 Shift Register (Kaydırma Yazmaç) Devresi

```
22 :
23 - module ozgur KaydirmaliYazmacSIPO(
24 :
        input C,
25 :
        input SI,
26 :
       output [7:0] PO
27
        );
28 ;
       reg [7:0] temp;
29 🖨
       always@ (posedge C)
30 ⊖
       begin
31 :
             temp={temp[6:0], SI};
32 🖨
33 :
         assign PO = temp;
34 endmodule
```



# Şematik







#### 7.HAFTA


#### 7.1 Multiplexer (Coklayıcı) Devresi

#### Kod

```
22
23 🖯 module ozgur_mux8x1(
        input [7:0] I1, I2, I3, I4, I5, I6, I7, I8,
         input [2:0] Select,
26
         output [7:0] Out
27
         );
         reg[7:0] Out;
28
29 🖯
         always@(Il or I2 or I3 or I4 or I5 or I6 or I7 or I8 or Select)
30 🖨
         begin
31 🖨
         case (Select)
32
         3'b0000 : Out = I1;
33
         3'b001 : Out = I2;
34
         3'b010 : Out = I3;
35
         3'b011 : Out = I4;
         3'b100 : Out = I5;
36
37
         3'b101 : Out = 16;
         3'b110 : Out = I7;
38
         3'b111 : Out = I8;
39
         default : Out = 8'bx;
41 🖨
         endcase
42 🖨
         end
43 \bigcirc endmodule
```









#### 8.HAFTA


#### 8.1 Demultiplexer (Çoklama Çözücü) Devresi

#### Kod

```
22 !
23 - module ozgur_Demux(
24
          input in,
          input so,
25
26
          input sl,
27
          input s2,
          output d0, d1, d2, d3, d4, d5, d6, d7
28
          );
29
          assign d0 = (in & ~s2 & ~s1 & ~s0),
30
31
                  dl = (in & \sim s2 & \sim s1 & s0),
32
                  d2 = (in & ~s2 & s1 & ~s0),
                  d3 = (in & ~s2 & s1 & s0),
33
34
                  d4 = (in \epsilon s2 \epsilon \sim s1 \epsilon \sim s0),
                  d5 = (in & s2 & ~s1 & s0),
35
                  d6 = (in & s2 & s1 & ~s0),
36
37
                  d7 = (in & s2 & s1 & s0);
38 endmodule
```









#### 9.HAFTA


### 9.1 Encoder (Kodlayıcı) Devresi

### Kod

```
22 | 23 | module ozgur_Encoder(
24 | input d0,d1,d2,d3,d4,d5,d6,d7,
25 | output a,b,c
26 | );
27 | or(a,d4,d5,d6,d7);
28 | or(b,d2,d3,d6,d7);
29 | or(c,d1,d3,d5,d7);
30 | endmodule
```










#### 9.2 Decoder (Kod Çözücü) Devresi

#### Kod

```
22 :
23 - module ozgur_Decoder(
24
         input a,b,c,
25
         output d0, d1, d2, d3, d4, d5, d6, d7
26
27
        assign d0 = (~a&~b&~c),
28
                dl = (~as~bsc),
29
                d2 = (-asbs-c),
                d3 = (~asbsc),
31 !
                d4 = (as~bs~c),
                d5 = (as~bsc),
33
                d6 = (asbs~c),
                 d7 = (asbsc);
35 endmodule
```







#### 10.HAFTA

#### 10.1 Random Access Memory (RAM) Devresi

#### Kod

```
22 :
23 module ozgur_ram(
24 input [3:0] data, ekleRam,
25
       input clk, reset, cs, we,
26
       output reg [3:0] cikis
27
       );
28
       reg [3:0] ram[0:15];
29 🖯
       always@(*)
30 뒂
       begin
       if(cs)
31 🖯
32 😓
       if(we)
33 🖨
       begin
34
       ram[ekleRam]=data;
35
       cikis=4'bzzzz;
36 🗀
       end
37
       else
38 🗀
       cikis=ram[ekleRam];
39
        else
40 🖒
        cikis=4'bzzzz;
41 🗀
        end
42 🖨 endmodule
```

