



## Overview of Semiconductor memory types




## Equivalent Circuits of Memory Cells



SRAM, DRAM - info gone when removed power.

# Typical Random-Access Memory Array Organization



word lines are polysilicon that forms gates

## Some Issues in Determining the Memory Array Organization

- Typically we want an aspect ratio that is nearly one
- How to divide up the row, column address decoding?
  - Consider an 8K x 32 SRAM = 256 Kb =  $2^{18}$  with  $2^{18} = 2^9$  rows x  $2^9$  columns as an example
    - Row decoder is 9 to 512 decoder. Every 32 ( $2^5$ ) columns is a 'word', and we only need to decode words. So, column decoder needs to decode 16 words, that is, we only need a 4 to 16 column decoder
  - Assertion of word line accesses all cells in a row
    - Not all bits that are read from a row may be used
    - Loading on word line is high!
  - Bit lines connect all cells in a column, only one cell in a column can ever be ON at a time
    - Would like to keep the bitline swing low to preserve power
  - Critical path typically runs through row decode and word line assertion
  - Use hierarchical decoding to break a large array into smaller arrays

→ Row decoder is complex than Column

→ Sequence of events: first activate word lines then Bit lines

→ Rows are polysilicon that forms gates

$$8K \times 32 \text{ SRAM} = 256 \text{ Kb}$$

$$2^8 \cdot 2^{10} \text{ bit}$$

$$2^{18}$$

$$2^9 \quad 2^9$$

Rows Column

Aspect Ratio = 1

Row decoder 9 to 512 decoder

Column → 32 SRAM →  $2^9$  columns

$$2^9$$

$$2^4 \quad 2^5$$

words words