



TERNARY COMPUTERS⁺

PART 1: MOTIVATION FOR TERNARY COMPUTERS

By

G. Frieder

PART 2: EMULATION OF A TERNARY COMPUTER

By

G. Frieder and C. Luk

State University of New York at Buffalo
Computer Science, Amherst, New York

Abstract

In the first part, motivation is presented for a study of Ternary Computers using emulation. Areas of interest and goals of evaluation are briefly outlined.

In the second part, a representation of balanced ternary numbers is presented and examined. Microcode is then written to implement parallel operation on these ternary numbers. Results of experiments are reported in order to demonstrate that the goals outlined in Part 1 can be achieved via emulation.

Part 1 is based on Project MU report 32-72-MU. Part 2 is based on Project MU report 34-72-MU. These reports are not reproduced here in full for sake of brevity.

properties. Of major importance to our discussion here is the fact that designers and researchers of that time lacked widely accessible and easily used simulation devices and techniques. The binary componentry and logic were not a result of thorough analysis of possible applications. One also recalls that, at that time, the use of computers was centered mainly on computational problems. That could limit any possible analysis, even if it would be done, to arithmetical structures only.

We shall refer to those times as the "first period".

In latter days, referred to here as "the second period", the main emphasis was on the architecture of computer systems.

This period, centered in the beginning of the 60's, used the concepts of a binary computer in a curiously sacred way. It seemed that the approach was "In the Beginning, Man Created Binary Computers". The basics of computer arithmetic were not questioned any longer, and the basic question was how to put it all together. There is one exception to this state of affairs, and that is the support of decimal arithmetic in hardware or, what is equivalent for the user, more recently in firmware. This has to be taken as a concession made by "binary" designers to the fact that in the users' domain, decimal arithmetic is highly desirable. It is, however, supported on binary rather than decimal logic, and serves only arithmetic, and not logical, purposes. The second period, by the way, was the period of rapid development of sophisticated simulation.

We are thus faced today with computers in which the basic concepts were checked out and evaluated by incomplete criteria, i.e. those of hardware implementation. This is the reason that we have the choice between

Part 1 - Motivation

Introduction

It is an interesting and worthwhile experience to look through the literature of the early 50's and to trace the development of "High Speed Computing Devices". The state of the art of that period is possibly best summarized in (1). Very roughly, one can distinguish, in that time, a noted effort to find answers to questions such as what kind of arithmetic is to be used and what kind of hardware representations are the proper ones to be utilized in computers. The main and most important considerations of that period were component counts and device reliability. The binary computer was not a fait accompli, and logics other than binary were considered.

That period of computer pioneering brought forth the dominance of the binary computer, based, as mentioned before, on analysis of hardware

⁺Work supported by NSF Grant #GJ-993.

various internal data representations which are lacking in one aspect or another. For example, the binary representation of negative numbers by one's complement is very attractive, as it is connected naturally to the logical bitwise NOT operation. On the other hand, every red-blooded mathematician shudders when presented with positive and negative zeros. Two's complement notation, which has only one zero, is available, but its connection to logical operations is inconvenient to say the least.

The fact that binary computers eventually dominated the commercial field has not caused people to stop considering non-binary logic, and considerable work was done in that area (2,3). The work done was both in the theoretical and the practical aspects and may be summarized as follows:

In the theoretical aspects there is a sound foundation for a multivalued logic design. The switching algebra is well understood and its relation to Boolean algebra can be demonstrated.

In the practical aspects there is an emergence of multistable devices ranging from an n-flop (a device with n stable and distinguishable states) to complete arithmetic and logical units (see, for example, reference 3).

One conclusion which is very evident from the available literature is that we are rapidly approaching an era in which the dominance of binary hardware may not exist anymore. Thus the time seems right to inquire into the question of the architecture and function of the computers which the various multivalued logic technologies may prove possible.

The possible emergence of the multivalued logic computers prompts us to try to avoid the mistakes which were made in the first period of computer development. We believe that with the tools we have today, one should start in a different way than in the past. We suggest that instead of developing hardware units and forcing on the user community those features which are, in the eyes of the engineers, the most feasible, one should look first for the possible ways of using the hardware. What it all amounts to is that instead of the historical bottom up approach, i.e., structuring computers from given hardware units, we should take the top-down approach. This means that we have to start with the various applications in mind and ask what kind of units do we need in the computer in order to accomplish the users' goals.

Now, statements like this are easy to issue, but difficult to implement. Given a problem, what do you do in order to learn what is the impact of the solution of that problem on the structure of the computer? And even if you find out, how do you know that other problems will not suggest a different computer structure?

The solution, as we propose it, is to use the highly sophisticated simulation tool available today - the general purpose microprogrammable computer. We suggest to implement the top-down approach by emulating, on present hardware, complete multivalued machines, with the most flexible and least restrained arithmetic and logical structures. No apriori decisions should be made relative to representation of numbers, restriction of logical operations, etc.

In the following sections we shall introduce a ternary computer, describe its architecture, examine its execution units in some detail, and then state our evaluation goals. The second part of the presentation will introduce our preliminary results.

Ternary Computers

Among all possible multivalued logics, ternary seem to be the simplest and, therefore, the most suitable as a starting point. It was once considered seriously as a replacement for binary logic (1) and rejected mainly on the basis of particular hardware considerations which are no longer valid. There seems to be quite an abundance of hardware units built for ternary computers, including adders, multipliers, etc. (3). Furthermore, a ternary computer was built in the University of Moscow in the late 50's (9). These existing devices illustrate exactly the problem to which we referred in the previous passage; they employ base-3 arithmetic without any reference as to how such arithmetic should be applied. Although ternary systems were known for a while, and in particular balanced ternary was looked into (4), there is, to the best of my knowledge, no apriori attempt in those systems to decide if arithmetic should be implemented in balanced or regular ternary.

A similar argument can be applied to the logical unit. The number of basic ternary connectives is very large (3^{**9}) and one has to decide which one of those is of interest. Here, as well, there is no indication in the literature of any study as to which connectives have to be supplied.

We propose to "build" a ternary computer, as described in the following sections, in order to explore these and other questions.

Machine Architecture

In order to facilitate easy software development, we propose to implement a rather conservative architecture. Our machine, the TERNAC, will be a register machine very similar to the multiregister machines available today.

The basic features of the machine, which are described in greater detail later, are summarized in the following (trit stands for ternary digit):

3**8=6561 words of storage, each 18 trits wide,

Balanced ternary arithmetic unit (i.e. digit representation -1, 0, 1),

Regular ternary mode (i.e. digit representation 0, 1, 2),

Ternary logical unit with Boolean subset,

Shifter (of ternary data) for logical and circular shifts,

5 registers for fixed point and trit-wise logical operations, 18 trits wide,

5 registers for floating point and double precision operations, 36 trits wide.

For the sake of simplicity, all operations are register to register. There will obviously be load-store operations which will transfer single or multiple length quantities between the registers and memory.

The register-to-register operations involve, except for the operation itself, the ability to sense the status of the result, perform a skip, dependent on the status, and/or inhibit the storage of the result, conditionally or unconditionally.

It is evident that this machine basically differs from a usual binary computer in three areas: the basic unit of information is a trit; the arithmetic unit can operate in different modes; and the logical unit, while retaining all Boolean connectives, has a third logical state.

The I/O instructions are concerned only with character string input and output. All conversions will be done by programs resident in the ternary machine.

The number of registers was chosen rather arbitrarily. It does consist of an emulation compromise, but it can be changed very easily. The structure of the machine instruction will allow a far

higher number of registers, possibly as high as 27.

One final remark on the machine architecture is in order here. It is not the intention of this writer to advocate multi-register machines as the best architecture. They are very simple to construct in microprogramming and are simple to use. In the framework of Project MU at SUNY/AB, other machine architectures are investigated. If the ternary machine will prove to be worthwhile, we shall possibly implement a far richer and more elaborate machine using emulated ternary units.

Evaluation Goals

The ternary machine, as presented, is not different in architecture from the common computers used today. The difference lies in the type of arithmetic and types of logical capabilities of that machine. The value of the machine is thus not in evaluation of architecture, but in evaluation of the various algorithms that non-binary machines can naturally support. These algorithms should be taken from the following areas:

1. Numerical Analysis: Round-off sensitive algorithms, for instance, should be screened very carefully. The nature of balanced ternary arithmetic indicates that it may be superior, in that area, to both binary and non-balanced ternary (4).

2. Decision table processing and information retrieval: In these areas the ability to define three logical states, i.e., "True", "False" and "Don't care" or "Non-defined" should pose intriguing possibilities (7, item 3).

3. Non-deterministic or heuristic procedures: The author confesses complete ignorance of these areas, yet it seems that a third logic state can be of value here.

4. Logical problems in design: The abundance of literature in this area in recent years (see 7) is impressive. The fact that people had to implement logical problems which are essentially non-binary in nature, using binary computers, is an unnecessary handicap.

5. Higher-level languages: Although the impact of binary computers on higher-level languages has not been evaluated in any depth, non-binary logic should have some impact in this area as well.

Each of the areas mentioned will be carefully screened, and experiments will be conducted to find if the ternary

machine has an advantage over similar binary machines. The logic connectives used, as well as other instructions, will be monitored and their usefulness evaluated.

The way in which the machine is implemented, i.e. in Version 1.2 of a level-1 machine on top of QM-1 (5) dictates the procedures of evaluation. As there was no attempt to utilize in any optimal way the binary hardware on which we are emulating, there is no point whatsoever to do any speed comparisons between the ternary and binary computers. The final evaluation will consist of monitoring the types of operations performed, the number of instructions used in each category, memory utilization, etc. These numbers will then be compared to binary machines performing the same type of work. Relations between these two sets of data will be used for evaluation purposes.

We now refer the reader to Part II where the results of our preliminary work are reported.

Part II - Emulation

INTRODUCTION

As the first part of a complete emulation of a ternary computer, the authors undertook the study of the emulation of the balanced ternary arithmetic unit.

Briefly, a balanced ternary number is a string of symbols a of the form

$$a_m a_{m-1} \dots a_1 a_0 \cdot a_{-1} a_{-2} \dots a_{-k}$$

This string represents a number

$$\sum_{i=-k}^m a_i \cdot 3^i$$

where $a_i \in [-1, 0, 1]$, and, as pointed out earlier, a_i are referred to as trits. The numbers represented are either positive or negative. The sign is determined by the leading nonzero trit.

In what follows we shall describe the representation of trits on our binary hardware, and our implementation of a fixed point balanced ternary unit. The implementation goals were:

1) Easy representation of trits on binary hardware

2) Suitability of that representation for logical and non-balanced operations.

3) Parallel operations on trits in at least addition or subtraction.

4) Adequate speed. By that we mean speed which will enable us to use this unit in a computer and still be able to run meaningful experiments.

5) Implementation in a dynamically changeable microprogrammed environment.

The first goal is dictated by our usage of binary hardware. The second point reflects our wish to be able to implement, eventually, a complete ternary machine. The third and fourth are really connected. The former reflects the fact that serial operations, as will be pointed out in the conclusions, are too slow. The latter is triggered by our wish to have a usable system. Rather arbitrarily, we defined "adequate speed" to be not less than the speed of IBM 360/30. Point five reflects our desire to be able to change and adopt the arithmetic unit to reflect our hopefully growing understanding of ternary processes.

Representation:

The following notations will be used:

X_t, A_t, B_t	Balanced ternary numbers
'+'	Balanced ternary addition operator
X, X_1, X_2, A_1, A_2	Binary numbers

The balanced ternary number system, as presented in the introduction, is a base 3 system using the numbers -1, 0, and +1. We shall use T to denote -1 (T is chosen to denote -1 because it looks nice on computer output, resembling a 1 with a bar on top). To facilitate future discussions, all balanced ternary numbers will be suffixed with the letter "t", e.g. $1t, 0t, Tt, Xt, At, Bt$, where Xt, At and Bt are symbolic representations of balanced ternary numbers. Note that Tt has the special meaning of $-1t$. A number, or the symbolic representation of a number, that does not have the suffix "t" will be a binary number. The following are some examples:

Balanced ternary: $1t, 0t, Tt, 1101T1t, TT01T1t, At, Bt, Xt$.

Binary: $1, 0, 10111, A, B, X, A_1, A_2, B_1, B_2, X_1, X_2, LB$.

In deciding on the binary representation of a trit, we would like to have separate bits for +1 and -1, and denote the bit for +1 as the positive component and the bit for -1 as the negative component. In general, it appears plausible to have the positive and negative components of a balanced ternary number separated.

Therefore, a balanced ternary number will be represented by 2 binary numbers, e.g. $X_t = (X_1, X_2)$. Note the digits 1 and 2. X_1 will always denote the positive component of X_t , and X_2 will always denote the negative component of X_t . In particular, for representing 1 trit:

$1_t = (1, 0),$
 $0_t = (0, 0),$ and
 $T_t = (0, 1).$

A (1, 1) pair can be considered as (1, 0) '+' (0, 1) = (0, 0). Implementation assures that if a (1,1) pair occurs as a result of arithmetic operations, it is set to (0, 0). This can be interpreted as the addition of positive and negative components that cancel each other.

Some examples of balanced ternary numbers and their binary representations are:

Balanced Ternary	Binary representation
$T1_t$	(01, 10)
$11T_t$	(110, 01)
$T1T0_t$	(0100, 1010)

Some advantages of this representation are:

- Nearly all the primitive operations available on our binary host machine, and as a matter of fact, on most microprogrammable computers today, can be used without masking or shifting.
- The sign of a balanced ternary number can be determined from the relative magnitude of the positive and negative components.
- Because the complete binary word is used as a unit, a reasonable magnitude range is available. For example on a 16 bit host machine, the range is from $(3 \cdot 16 - 1)/2$ to $-(3 \cdot 16 - 1)/2$, or from 21,523,360 to -21,523,360. This flexibility in range, plus the status information (see "d" below), allows simple implementation of multiple precision

and floating point balanced ternary arithmetic.

- Status information supplied by the primitive operations of the host machine can be used directly. Examples of status information are: sign of result, overflow, carry out, result equal zero etc.
- The positive and negative carries are easily separated with Boolean operations, and this results in a reasonably fast method for balanced ternary addition, and hence a reasonable speed for all of the computer.

Using this representation, microcode to perform the four basic operations was written, (6). This code, as all other starting codes in Project MU, was written in level-1 language(s). As the QM-1 machine is not yet operational, the code was run on a simulator. The expected timings of QM-1 were used in the evaluation in all stages. The results of this evaluation are presented in the next section.

CONCLUSION

Relative to the goals stated in the introduction we can say the following:

We have a simple and usable representation of trits on binary hardware. This representation is suitable for completely parallel balanced ternary addition and subtraction and seems to be suitable for those logical operations that are necessary for the implementation of ternary logic [8].

Moreover, we are now convinced that the emulation approach to a ternary computer is a suitable and viable one. This conviction is based on timings and control store space comparisons presented in Table 1. In that table (columns 2, 3 and 5) we compare emulation speeds, on the same hardware, of "traditionally" emulated arithmetic structures such as multiplication, division and binary floating point, with the balanced ternary. It is of interest to note that though ternary structures are not "native" to a binary machine, their emulation is as efficient as the binary structures.

In addition, based on our previous knowledge of the speed, about 10 microseconds at worst, of instruction fetch and decoding in complicated architectures [10], we believe that our arithmetic unit will enable us to achieve our adequate speed goal. Even if we add this 10 microseconds to the

relevant table entries for balanced ternary arithmetic, we obtain speeds which are better than those for the same operations on the IBM 360/30.

The reader may note two different timings for parallel balanced ternary arithmetic in Table 1. Our implementation and timings depend on the primitives supplied by the micro-language. However, since we are in a dynamic microprogramming environment, the primitives can be changed easily. Such a change, and in fact a very trivial change, done by adding a SWAP registers instruction and an AND-NOT instruction to the micro-language, resulted in a speed saving of about 10% in the addition and subtraction (See columns 5 and 6, Table 1).

At this time, we are working on the emulation of a complete ternary computer, and the unit presented in this paper will be used in the implementation of this computer.

Table 1.

Timings per operation (in microseconds) for microcoded arithmetic operations and storage requirements in number of control store words (16 bits).

Operation	Binary integer	Binary floating point	Twitwise balanced ternary integer (N1)	Parallel balanced ternary integer	Parallel balanced ternary integer (N2)
+	(N3)	22	70	9.12	8.16
-	(N3)	22	70	9.66	8.7
min	35.82	116	175	26.46	25.5
max	36.66		1456	173.46	161.94
min	67.2	N/A	N/A	64.56	63.36
max	68.82			423.66	407.85
Precision in bits	16	24	12	25	25
Storage usage					
+		} 183	207	} 261	247
-					
x					
/	61				
N1	Using another binary representation of a balanced ternary number, in which 2 bits of a binary word represented 1 trit, and arithmetic routines operated on 1 trit at a time.				
N2	Modified Version 1.2 with special primitives supplied for $A = A \& B'$ and SWAP A, B.				
N3	Supported directly as a primitive in Version 1.2.				

Bibliography

- (1) For an interesting list of references and summary of the state of the art in that period see "High Speed Computing Devices", Engineering Research Associates, McGraw-Hill, 1950.
- (2) A fine bibliography can be found in G. Epstein, "Application of Post and Generalized Post Algebras to Finite and Infinite Valued Logic", Submitted for publication in the IEEE Transaction of Computers. See also the bibliography in reference 8.
- (3) A recent summary of the state of the art can be found in "Conference Record of the 1971 Symposium, on the Theory and Application of Multivalued Logic Design", Dept. of EE, State University of New York at Buffalo, 1971. See also the forthcoming report of the 1972 conference.
- (4) D. Knuth, "The Art of Computer Programming", Vol. 2, pp. 173-176, Addison-Wesley, 1969.
- (5) R. F. Rosin, G. Frieder and R. Eckhouse, "An Environment for Research in Emulation", to be published in CACM, August 1972. See also the Proceeding of the 4th workshop on microprogramming, Santa Cruz, 1971.
- (6) G. Frieder and C. Luk, Emulation of a Balanced Ternary Unit, Project MU, Report 32-72-MU, SUNY/AB, 1972. Part II of our presentation is based entirely on this report, not fully reproduced here for reasons of brevity.
- (7) See for instance:
 - (1) Ref. 3, ref. 6
 - (2) M. A. Breuer, A Note on three valued logic Simulation, IEEE Trans. C-21, p. 399 (1972)
 - (3) P. L. Gardner, Functional Memory - Microprogramming Implication, IEEE Trans., C-20, P. 7, (1971)
 - (4) B. T. Chu, "Some Methods for Simplifying Switching Circuits Using Don't Care Conditions", JACM, 8, No. 4, p. 497, (1961)
- (8) G. Frieder, Ternary Computers, Why and How, Project MU Report 30-72-MU, SUNY/AB 1972. Part I of this presentation is based entirely on that report, not fully reproduced here for reasons of brevity.
- (9) W. H. Ware, Soviet Computer Technology, 1959, IRE Trans. Elec. Comp., Vol. EC-9, 1960.
- (10) M. Lutz, H. Manthey, A Microprogrammed implementation of A Block Structured Architecture, Project MU Report 33-72-MU SUNY/AB, 1972. Also proceedings of this conference.