



Introduction to FPGA Design with Efinix


TEC BYTES Webinar Dr. Markus Pfaff


1


Agenda


- Efinity Overview
 - and how it is different from the crowd: Core + Periphery
- Webinar Project: Swell LED
- Efinity Toolflow
 - Project Setup
 - Interface Designer
 - Synthesis, PnR
 - Reports on Resources and Timing
 - Floorplanner
 - Programmer for FPGA Configuration

| | 3










Webinar Project: Swell LED - Specification

- A few LEDs mounted in a row
 - Brightness of the LEDs can be set by the user via:
- BrightenKey, which slowly brightens LEDs,
- DimmKey, which slowly dimms LEDs or
- Both Keys to dimm faster.
- Dimm speed raises from LED to LED




| | 8

8


Project File Structure: RTL-Code | prjIntroducingEfinixIntro | Name | SwellLed-Rtl-ea.vhd | rtl

```
○ Search
                                                                                                            □ ...
      -- Project : SwellLed for Efinix T8BGA81DevKit
      -- P2L2 GmbH, 2024, copyright (c)
     -- Author: Markus Pfaff
      -- Warning! Warning! Warning! Warning! Warning! Warning! Warning!
      -- This description is based on synchronized inputs at the keys and a
      -- reset signal synchronized on deactiviation.
 10
      -- To keep the description simple for evaluation purposes we omitted
      -- synchronization, which is of course not feasable for production use!
 12
 13
      library ieee;
 14
     use ieee.std_logic_1164.all;
 15
      use ieee.numeric_std.all;
 16
 17
      use ieee.math_real.all;
 18
 19
      entity SwellLed is
 21
          gClkFrequency : natural := 40E6; -- frequency of system clk
gPwmRate : natural := 2E3); -- frequency of PWM for LED
 22
 23
 24
 25
 26
                       : in std_ulogic; -- system clock
 27
          inResetAsync : in std_ulogic;
```





In Windows Start Menu use the right mouse button to navigate to the the file location:




12

12


Preparing the Efinity Shortcut

This opens Windows Explorer at this place:



13

Preparing the Efinity Shortcut




Clear content of field "Start in:"

1 14

14


Using the Tailored Shortcut


Dragg and drop the Windows start icon into the project folder





This creates a link to the original shortcut


15














```
O Search
                                                                                                                                 □ …
  8
        library ieee;
        use ieee.std_logic_1164.all;
 10
 11
 12
         entity SwellLedPcbT8BGA81DevKit is
 13
             gClkFrequency: natural := 40E6; -- frequency of system clk
gPwmRate: natural := 2E3); -- frequency of PWM for LED
 14
 15
 16
            -- This entity uses port names as they appear on the board schematics
 17
            port (PLL_OUT : in std_ulogic; -- PLL_IN: GPIOL_20_PLLIN, Pin C3
 18
 19
                                                     -- GPIOL_12, Pin G1
 20
                    SW2 : in std_ulogic;
                   SW3: in std_ulogic; -- GPIOL_12, Pin G1

SW3: in std_ulogic; -- GPIOL_13, Pin F1


D2: out std_ulogic:= '0'; -- GPIOL_03, Pin G4


D3: out std_ulogic:= '0'; -- GPIOL_09, Pin J2


D5: out std_ulogic:= '0'; -- GPIOL_16, Pin C2


D6: out std_ulogic:= '0'; -- GPIOL_18, Pin E3


D7: out std_ulogic:= '0' -- GPIOL_21, Pin B3
 21
 22
 23
 24
 25
 26
 27
 28
 29
         end SwellLedPcbT8BGA81DevKit;
 30
 31
         architecture Rtl of SwellLedPcbT8BGA81DevKit is
 32
 33
            signal DimmKey, BrightenKey : std_ulogic;
```












Versioning your Files e.g. using Git

- Efinity User Guide, Section "Appendix: Efinity Project Files"
 - Files to include in version control
 - o ct > .xml
 - <project>.peri.xml
 - <project > .sdc
 - debug_profile.wizard.json
 - · dbg_top.v
 - < module > .v
 - settings.json

28

28



Introducing Efinix Efinity FPGA Designflow

Dr. Markus Pfaff Webinar

