High-Speed Forwarding: A P4 Compiler with a Hardware Abstraction Library for Intel DPDK


Sándor Laki


Eötvös Loránd University Budapest, Hungary lakis@elte.hu





Motivation

- Programmability of network data plane
 - P4 code as a high level abstraction
- Different hardware targets
 - CPUs, NPUs, FPGA, etc.
- Create a compiler that separates hardware dependent and independent parts
 - Easily retargetable P4 compiler









1. Hardware-independent "Core"


- P4 HLIR is used to generate the Intermediate Representation (IR)
- Our core compiler compiles the IR to a hardware independent C code with HAL API calls

2. Hardware-dependent "HAL"

- Implementing a well defined API that fulfills the requirements of most hardwares
- A static and thin library implementing networking primitives for a given target
- Written by a hardware expert

3. Switch program

- Compiled from the hardware-independent C code of the "Core" and the target-specific HAL
- Resulting in a hardware dependent switch program




PROs

- much simpler compiler
- modularity = better maintainability
- exchangeable HAL = retargetable switch (without rewriting a single line of code)
- HAL is not affected by changes in the P4 program

CONs

- Potentially lower performance
- Difficulties with protocol-dependent optimization
- Communication overhead between the components (C function calls)
- Too general vs too detailed HAL API



The "core"

Run to completion model


May change in the future

Core implements

- Packet "parsing"
- Control programs
- Actions
- Key calculations for lookup tables

Packet parsing

- Lightweight Parsed Representation
- Determining the positions and types of headers in the packet
- No "real" parsing or field extraction
 - lazy evaluation



The "core"

Run to completion model


May change in the future

Core implements

- Packet "parsing"
- Control programs
- Actions
- Key calculations for lookup tables

Controls and actions

- Controls and actions are translated to C functions
- Key calculation for lookup tables
- Fields are extracted when needed
- In-place field modifications




The "core"

Run to completion model

May change in the future

Core implements


- Packet "parsing"
- Control programs



void **action_code_forward**(packet_descriptor_t* **pkt**, lookup_table_t** **tables** , struct action_forward_params **parameters**) {// sugar@199

MODIFY_INT32_BYTEBUF(pkt, field_instance_standard_metadata_egress_port, **parameters**.port, 2)// sugar@61 }// sugar@207

- Key calculation for lookup tables
- Fields are extracted when needed
- In-place field modifications



Hardware Abstraction Library

Low-level generic C API

- For networking hardwares
- DPDK and NPUs

Hardware specific implementations of

- States/settings (tables, counters, meters etc.)
- Related operations (table insert/delete/lookup, counter increment, etc.)
- Packet RX and TX operations
- Primitive actions (header-related + digests)
- Helpers for primitive actions (field-related)
 - Implemented as macros for performance reasons

Example HAL primitives

Add and remove headers

add_header(packet_descriptor_t* p, header_reference_t h)
push(packet_descriptor_t* p, header_stack_t h)
remove_header(packet_descriptor_t* p, header_reference_t h)
pop(packet_descriptor_t* p, header_stack_t h)

Field modification

MODIFY_BYTEBUF_BYTEBUF(pd, dstfield, src, srclen)
MODIFY_INT32_BYTEBUF(pd, dstfield, src, srclen)
MODIFY_INT32_INT32(pd, dstfield, value32)

Field extraction

EXTRACT INT32(pd, field, dst)

Counter operations

increase_counter(int counterid, int index)
read counter(int counterid, int index)

Table operations

exact_lookup(lookup_table_t* t, uint8_t* key)
lpm_lookup(lookup_table_t* t, uint8_t* key)
ternary_lookup(lookup_table_t* t, uint8_t* key)
exact_add(lookup_table_t* t, uint8_t* key, uint8_t* value)
lpm_add(lookup_table_t* t, uint8_t* key, uint8_t depth, uint8_t* value)
ternary_add(lookup_table_t* t, uint8_t* key, uint8_t* mask, uint8_t* value)


What is Intel DPDK?

- User-space libraries to improve packet processing performance on x86
 - Bypassing Linux kernel
- Techniques to minimize the time needed for packet processing
 - DMA, Poll mode, SSE, Hugepages, Cache utilization, Lock-free multi-core sync, NUMA awareness
- Wide range of supported NICs
 - Intel cards, Mellanox, etc.
- Multi Architecture Support
 - IBM Power 8, Tile-GX, ARM v7/v8

HAL for Intel DPDK

- Our current HAL implementation is based on DPDK 2.2.0
- Reuses the current LPM and HASH table implementations of DPDK
- Atomic integers for counters and meters
- Run to completion model
 - Each packet is processed by a dedicated lcore from parsing to egressing
- NUMA support
 - Lookup tables
 - Two instances of each table on each socket lock-free solution
 - active/passive instances
 - lcore always turns to its socket's instance
 - Counter instances for each lcore on the corresponding socket
 - To avoid overhead by cache coherency

Evaluation setup





TrafficGenerator and P4Switch nodes


- Intel XEON E5-2630 6 cores, 12 threads, @ 2.3GHz, 2x8 GB DDR3 SDRAM
- Dual 10 Gbps NIC (Intel 82599ES)
- 1 Gbps management interface


L2 forwarding

- Simple L2 forwarding with mac learning
- Two lookup tables
 - smac & dmac
 - Exact maches only
- Generating digests
 - For unseen src-MACs
- Demo controller fills tables smac and dmac according to the digest received












2 x 10 Gbps TX rate (29.76 Mpps)


Simple routing

- Simple L3 forwarding example
- Three lookup tables
 - Ipv4_lpm, nexthops, send_frame
 - Lpm and exact matches
- Demo controller fills tables in advance









2 x 10 Gbps TX rate (29.76 Mpps)

Conclusion & Future Work

Lessons learnt

- Not easy to find the proper abstraction level of the HAL
- P4 primitive actions are not fully implemented in the HAL
 - in most cases only small hw-dependent helper functions are defined, for flexibility and performance reasons
- Inspection of the assembly code is needed to optimize the switch program

Current state


Our compiler separates the hw dependent and independent functionalities

Supports P4 1.0 specification (almost complete)

HAL for Intel DPDK is under testing and performance tuning

• Future work:

- HAL for Freescale and other NPUs
- HAL extension for Slow Path development
- Code optimization to get better performance
- Performance and scalability tests
- First public release of the compiler



Thank you for you attention!



The first release of our P4 compiler will soon be available at http://p4.elte.hu

The team: Dániel Horpácsi, Róbert Kitlei, Sándor Laki, Dániel Leskó, Máté Tejfel, Péter Vörös