
# Building Compilers for Reconfigurable Switches

Lavanya Jose, *Lisa Yan*,
Nick McKeown, and George Varghese


#### In the next 20 minutes

- Reconfigurable switch chips provide functionality and efficiency
- We will program them using languages like P4
- We need a compiler to compile P4 programs to reconfigurable switch chips.

## Fixed-Function Switch Chips




**Switch Pipeline** 




# Fixed-Function Switch Chips Are Limited


- 1. Can't add new forwarding functionality
- 2. Can't add new monitoring functionality
- 3. Can't move resources between functions




## Fixed-Function Switch Chips



## Reconfigurable Switch Chips



## Reconfigurable Switch Chips



# Match Action Memory ALU

Protocol Independent Switch Architecture (PISA)

# Match + Action Processor: pipelined and in-parallel

About Us




Broadcom Delivers Industry's First High-Density 25/100 Gigabit Ethernet Switch for Cloud-Scale Networks

Oustomers, New StrataXGS® Tomahawk™ Series Delivers 3.2 Tbps CAVIUM Control and Visibility Features



## Configuring Switch Chips



#### P4 and PISA

## Parser (ANCS'13)

Parser

```
parser parse_ethernet {
  extract(ethernet);
select(latest.etherType)
{
     0x800 : parse_ipv4;
     0x86DD : parse_ipv6;
  }
}
```

## Match Action Tables

```
table ipv4_lpm {
  reads {
    ipv4.dstAddr :
        lpm;
  }
  actions {
    set_next_hop;
    drop;
  }
}
```

#### **Control Flow Graph**

```
control ingress
{
    apply(12_table);
    if (valid(ipv4)) {
        apply(ipv4_table);
    }
    if (valid(ipv6)) {
        apply(ipv6_table);
    }
    apply (acl);
}
```



Match Table
Action Macro

Match Table
Action Macro

Match Table Action Macro

Match Table Action Macro


Queues

12


# What does reconfigurability buy us?

## Optimizing with Reconfigurability


- Use resources efficiently
  - Multiple tables per stage
  - Big table in multiple stages




## Naïve Mapping: Control Flow Graph



**Switch Pipeline** 




## Table Dependency Graph (TDG)




#### **Control Flow Graph**


#### **Table Dependency Graph**




## Optimizing the Mapping: TDG




#### **Switch Pipeline**



#### Resource constraints



**Switch Pipeline** 



## More resource constraints

Table parallelism

**Action Memory** 

Memory Type


Action ALU input

Header widths


## The Compiler Problem

Map match action tables in a TDG to a switch pipeline while respecting dependency and resource constraints.


Step 2: Control Flow Graph



Step 3: Table Dependency Graph




Step 4: Table Configuration




## Is that it?


#### Two Switches We Studied



FlexPipe 5 Stages (Intel FM6000)



### Additional switch features



Action Memory

Table parallelism

Memory Type

The Compiler Problem

Header widths

Action ALU input


Map match action tables in a TDG to a switch pipeline while respecting dependency and resource constraints.


Table shaping

Table sharing

## First approach: Greedy


- Prioritize one constraint
- Sort tables
- Map tables one at a time






## First approach: Greedy

- Prioritize one constraint
- Sort tables
- Map tables one at a time





## Too many constraints for Greedy

- Any greedy must sort tables based on a metric that is a *fixed* function of constraints.
- As the number of constraints gets larger, it's harder for a fixed function to represent the interplay between all constraints.
- Can we do better than greedy?

## Second approach: Integer Linear Programming (ILP)

Find an optimal mapping.

#### Pros:

- Takes in all constraints
- Different objectives
- Solvers exist (CPLEX)

#### Cons:

- Blackbox solver
- Encoding is an art
- Slow

## **ILP Setup**

## min # stages

#### subject to:

table sizes assigned > table sizes specified

memories assigned < memories in physical stage


dependency constraints


## **Experiment Setup**

• 4 datacenter use cases from Intel, Barefoot

Differ in tables, table sizes, and dependencies

## **Example Use Case**





## Setup: Greedy vs ILP

- 1. Ability to fit: FlexPipe
  - Variants of use cases in 5-stage pipeline.
- 2. Optimality: RMT
  - Minimum stage, pipeline latency, power
- 3. Runtime: both switches

## Results: Greedy vs ILP

- 1. Can Greedy fit my program?
  - Yes, if resources aplenty (RMT, 32 stages)
  - No, if resources constrained (FlexPipe, 5 stages),
     Can't fit 25% of programs .
- 2. How close to optimal is Greedy?
  - 30% more time for packet to get through RMT pipeline.
- 3. Hmm.. looks like I need ILP. How slow is it?
  - 100x slower than Greedy
  - Reasonable if programs don't change often.

# If we have time, we should run ILP.


# Use ILP to suggest best Greedy for program type.

#### Critical constraints

- Dependency critical: 16 → 13 stages
- Additional resource constraints less important
   Critical resources
- TCAM memories critical: 16 → 14 stages
  - Results for one of our datacenter L2/L3 use cases

#### Conclusion

- Challenge: Parallelism and constraints in reconfigurable chips makes compiling difficult.
- TDG: highlights parallelism in program.
- ILP: better if enough time, fitting is critical, or objectives are complicated.
- Best Greedy: ILP can choose via notion of critical constraints and critical resources.



## Thank you!

## NSDI '15: Compiling Packet Programs to Reconfigurable Switches

## Back up slides

## Greedy vs ILP

- Greedy often, but not always, can fit.
  - 17 v/s 16 stages for RMT (increased latency)
  - fits 93% of FlexPipe use cases
- Greedy is suboptimal for complicated objectives
  - Latency: 130 cycles v/s 104 cycles
- ILP can be slower than greedy
  - 3.8 min for Latency v/s 1s for Greedy
  - Longest ILP run time: FlexPipe program 45 min.
  - Reasonable if programs to change every few months

#### ILP Run time

- Number of constraints? Not obvious. For RMT:
  - Min. stage: few secs.
  - Min. power: few secs.
  - Min. pipeline latency 10x slower

- Number of variables? How fine-grained is the resource assignment? For FlexPipe:
  - One match entry at a time: many days..
  - 100-500 match entries at a time: < 1 hr

## **Use Cases**

Name	Switch	N	Dependencies		
			Match	Action	Other
L2L3	RMT	24	23	2	10
-Complex					
L2L3	RMT	16	4	0	15
-Simple	FlexPipe	13	12	0	4
L2L3	RMT	19	6	1	16
-Mtag	FlexPipe	11	9	1	3
L3DC	RMT	13	7	3	1