


#### Overview

- Introduction:
  - Soft-Errors
  - Protection Logic
  - Classification of components
- Techniques:
  - simulation vs. formal vs. **semi-formal**
- Algorithms (application of the techniques for classification)
- Benchmark Results



#### Soft Errors / Faults

- Sequential Boolean Circuits: inputs, AND gates, latches, outputs
- Components (latches, AND gates) can suffer from faults
  - flip truth value
- Single fault assumption



# **Protection Logic**


Special part of a circuit for reliability

Detect faults or correct faults

Examples: Triple Modular Redundancy (TMR), parity-checks, ...

# How to correct errors: TMR Example

Example: triple modular redundancy




• Con: > 200% overhead in power consumption and area!



#### 6 IIAIK


## How to **detect** errors?



#### HAIK 7


## How to detect errors:

→ add redundancy.




# Errors in protection logic

- vulnerable latches
  - Faults that corrupt primary outputs
    - → soft error escaped



- false positives
  - Unnecessarily reported faults





# Techniques for Component Classification

- Formal methods
  - Complete
  - Slow, bad scalability


- Simulation
  - Not Complete
  - Fast, good scalability

- Semi-Formal methods
  - Flexible

Scalability		Completeness	
All Inputs Fixed	Some Inputs Open	All Inputs Open	
Simulation		Formal (MC)	
Semi-Formal			

#### IIAIK 10


# Detecting vulnerable latches



- Formal method: (Bounded) Model Checking
- Simulation
- Semi-formal methods

#### IIAIK 11

## Formal: Model Checking Approach



# Simulation (1/2)

Test case provides input values for the circuit:

```
01101000110
10101100111
```

- (1) Execute correct simulation
- (2) Execute faulty simulations
  - Induce faults
- Compare output values with correct simulation

```
for all latches l in L:
   for all time steps i=1 to len(t):
    // check if soft error injected at
   // latch l in step i of test case t
   // escapes (now or in future steps)
```

# Simulation (2/2)

- Not complete! (only concrete test cases)
- But: might already find some vulnerable latches / false positives
- Fast for a **single** test case
- Not suited for verification

## Semi-Formal approach

- Sequential Equivalence Checking
- SAT-based: symbolically encode the circuit as a formula
- test case-based: Input values from test cases, can be concrete or open

```
011??01000110
101??01100111
...
```


point in time AND component to flip symbolic


```
for all latches l in L:
  for all time steps i=1 to len(t):
    Flip latch
    //check ...
```

#### HAIK 15

## Convert circuit to CNF formula (for SAT-solver)

- Circuit can be converted to a transition relation formula  $T(\overline{x}, \overline{i}, \overline{o}, \overline{x'})$ 
  - talks about inputs, outputs, current- and next state
- Execution of circuit:  $T(\overline{X}_0, \overline{I}_0, \overline{O}_0, \overline{X}_1) \wedge T(\overline{X}_1, \overline{I}_1, \overline{O}_1, \overline{X}_2) \wedge \dots \wedge T(\overline{X}_n, \overline{I}_n, \overline{O}_n, \overline{X}_{n+1})$







## Semi-Formal Algorithm

- Sequential Equivalence Checking: compare fault-free and faulty circuit
- SAT-based: symbolically encode the execution of both circuits as a formula:
  - $= \text{ fault-free: } \mathsf{T}(\overline{\mathsf{x}}_{\mathbf{0}}, \overline{\mathsf{i}}_{\mathbf{0}}, \overline{\mathsf{o}}_{\mathbf{0}}, \overline{\mathsf{x}}_{\mathbf{1}}) \wedge \mathsf{T}(\overline{\mathsf{x}}_{\mathbf{1}}, \overline{\mathsf{i}}_{\mathbf{1}}, \overline{\mathsf{o}}_{\mathbf{1}}, \overline{\mathsf{x}}_{\mathbf{2}}) \wedge \ldots \wedge \mathsf{T}(\overline{\mathsf{x}}_{\mathbf{n}}, \overline{\mathsf{i}}_{\mathbf{n}}, \overline{\mathsf{o}}_{\mathbf{n}}, \overline{\mathsf{x}}_{\mathbf{n}+\mathbf{1}})$
  - $\text{ faulty: } \mathsf{T}(\mathsf{f_0}, \overline{\mathbf{c}}, \overline{\mathsf{x'}_0}, \overline{\mathsf{i}_0}, \overline{\mathsf{o'}_0}, \overline{\mathsf{x'}_1}) \wedge \mathsf{T}(\mathsf{f_1}, \overline{\mathbf{c}}, \overline{\mathsf{x'}_1}, \overline{\mathsf{i}_1}, \overline{\mathsf{o'}_1}, \overline{\mathsf{x'}_2}) \wedge \ldots \wedge \mathsf{T}(\mathsf{f_n}, \overline{\mathbf{c}}, \overline{\mathsf{x'}_n}, \overline{\mathsf{i}_n}, \overline{\mathsf{o'}_n}, \overline{\mathsf{x'}_{n+1}})$
  - $\overline{\mathbf{c}}$  defines **which** latch should be flipped,  $\overline{\mathbf{f}}$  defines the point in time **when** it should be flipped
- test case-based: Input values  $\bar{\bf i}$  from test cases, can be <u>concrete</u> or <u>open</u>

011??01000110 101??01100111 ...

#### HAIK 17

#### SAT-query to find vulnerable components

```
for all time steps i=1 to len(t):


"Dear SAT solver, can you produce a wrong output at step i without
alarm raised by flipping any latch in some earlier step?"
```

If SATISFIABLE:

```
assignment: ¬f0, <u>f1</u>, ¬f2, ..., ¬fn, ¬c1, ¬c2, <u>c3</u>, ..., ¬cm
```


- c3: Latch 3 is flipped
- f1: it is flipped in time step 1
- Output wrong in step i (at query time)


# Detecting definitely protected latches



- must hold in any state!
- Definitely protected → not vulnerable
- Not definitely protected → ??? (maybe protected, maybe vulnerable..)

# Detecting definitely protected latches





- Check property using a SAT-solver
- **k-step protection** of a latch:


A fault in **any** state (an <u>over-approximation</u> of all states) ...

- a) ... either gets masked out within at most k time steps( and does not affect any outputs)
- b) ... or an alarm is raised within at most k time steps( and does not affect any outputs before)




#### **False Positives**

- Problem: impossible to compare outputs forever
  - undecidable




- Solution: search for situations where the state is repaired within finite time
  - Incomplete: might not find all false positives



#### IIAIK 21

# Detecting false-positives



- Formal method: (Bounded) Model Checking
- Simulation
- Semi-formal methods



#### SAT query to find false positives

- Find situations where
  - bit flip raises an alarm, does not corrupt outputs, and state recovers from bitflip

```
for all time steps i=1 to len(test-case):

"Dear SAT solver, can you find a false positive by flipping
any latch in any previous time step?"
```

If SATISFIABLE: false positive found

```
assignment: \neg f0, \underline{f1}, \neg f2, ..., \neg fn, \neg c1, \neg c2, \underline{c3}, ..., \neg cm
```

- c3: Latch 3 has to be flipped
- $f_1$ : it has to be flipped in time step 1
- state ok again in step i (at query time)



# Summary

- Properties to check
  - Search for **vulnerable** components
  - Prove that component is **definitely protected**
  - Find situations for **false positives**
- Techniques for checking:

Scalability		Completeness	
All Inputs Fixed	Some Inputs Open	All Inputs Open	
Simulation		Formal (MC)	
Semi-Formal			


#### LIAIK 24

## Results – simulation vs semi-formal (1/2)

- Simulation vs semi-formal (**point in time** and **component** to flip are symbolic variables)
- 3 concrete test cases, each 15 time steps long

011010001110 101011010111

Search for **vulnerable** latches






#### 11**A1K** 25

## Results – simulation vs semi-formal (2/2)

- 3 test cases, each 15 time steps long, containing some **open** input values
- Search for **vulnerable** latches

011<mark>??</mark>01000110 10101**??**110111

>5 open inputs: **semi-formal faster**, < 5: simulation faster, ~5: about the same





## Conclusion

- Open inputs: Semi-formal algorithms scale significantly better than simulation
- Concrete Inputs: Simulation is fastest
- Reducing input space: better than MC

011??01000110 10101??110111 ...






# Thank you for your attention! Questions?



#### formal vs semi-formal method


- All inputs open (MC and semi-formal) vs. all inputs concrete (semi-formal)
- Search for vulnerable latches
- Semi-formal method and BMC about the same performance with all inputs open
- Semi-formal can be faster by setting (some) inputs to concrete values



IIAIK

## OpenSEA

- Input: arbitrary circuit with protection logic (alarm output)
- Output: List of definitely vulnerable latches





# Simulation (3/3)

#### **Simulation-based solution: Details**

```
// Step 1: fault-free simulation
for all test cases t in T:
    s := initial state
    for all time steps i=1 to len(t):
        correctState[t][i] := s
        s,0 := sim1step(s,t[i])
        correctOutput[t][i] := o
```

```
// Step 2: simulation with faults:
for all latches l in L:
  for all test cases t in T:
    for all time steps i=1 to len(t):
        s := correctState[i]
        s := s with L flipped
        for all time steps j=i to len(t):
            if(s == correctState[t][j])
                 continue with next step i
                s,o,c := simu1step(s,t[i])
                 if(alarm)
                 continue with next step i
                 if(o != correctOutput[t][j])
                       print "Latch L is vulnerable"
                       continue with next latch l
```

## Semi-Formal approach

- SAT-based: symbolically encode the circuit as a formula
- test case-based: Input values from test cases, can be <u>concrete</u> or <u>open</u>

```
011??01000110
101??01100111
...
```

- 2 variants:
  - A) point in time to flip symbolic:

```
for all test cases t in T:
  for all latches l in L:
    for all time steps i=1 to len(t):
      // check ...
```


B) point in time AND component to flip symbolic

```
for all test cases t in T:
  for all latches l in L:
    for all time steps i=1 to len(t):
      // check ...
```



#### A) point in time to flip symbolic:

```
for all test cases t in T:
  for all latches l in L:
    for all time steps i=1 to len(t):
        // check ...
```





- If SATISFIABLE: assignment: ¬f0, <u>f1</u>, ¬f2, ..., ¬fn
  - Flip L in step 1 to produce corrupt outputs

#### **Environment Models**

- Output values might be irrelevant
  - e.g. if data on bus is not ready
- Some input combinations might not be allowed
  - SAT-solver choices for input values can

be restricted








#### IIAIK 34


## Results – Length of Test Cases

STLA - 90% protected



SIM - 90% protected






benchmarks

## Vulnerable Latches:

• Given: circuit







#### IIAIK 36

## Vulnerable Latches:

• Given: circuit




- Find situation..
  - where Latch can be flipped ...





## Vulnerable Latches:

• Given: circuit



- Find situation..
  - where Latch can be flipped ...
  - such that outputs are wrong
  - without raising an alarm before

